HMNR5128D [DLGHANBIT]
5.0 or 3.3V, 4 Mbit (512 Kbit x 8) TIMEKEEPER NVSRAM;
| 型号： | HMNR5128D |
| 厂家： | 
DLG HANBIT |
| 描述： | 5.0 or 3.3V, 4 Mbit (512 Kbit x 8) TIMEKEEPER NVSRAM 静态存储器 |
| 文件： | 总11页 (文件大小：724K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
DLGHANBIT
DLGHANBIT Confidential
HMNR5128D(V)
5.0 or 3.3V, 4 Mbit (512 Kbit x 8) TIMEKEEPER NVSRAM
Part No. HMNR5128D(V)
General Description
The HMNR5128D(V) TIMEKEEPER SRAM is a 512Kb x 8 non-volatile static RAM and real time clock organized as
524,280 words by 8 bits. The special DIP package provides a fully integrated battery back-up memory and real time clock
solution. The HMNR5128D(V) directly replaces industry standard 512Kbit x 8 SRAMs. It also provides the non-volatility of
Flash without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.
FEATURES
■ INTEGRATED LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT, BATTERY and
CRYSTAL
■ BCD CODED YEAR, MONTH, DAY, DATE, HOURS, MINUTES, and SECONDS
■ AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION VOLTAGES :
(VPFD = Power-fail Deselect Voltage)
– HMNR5128D : VCC = 4.5 to 5.5V
4.1V ≤ VPFD ≤ 4.5V
– HMNR5128DV: VCC = 3.0 to 3.6V
2.7V ≤ VPFD ≤ 3.0V
■ CONVENTIONAL SRAM OPERATION : UNLIMITED WRITE CYCLES
■ SOFTWARE CONTROLLED CLOCK CALIBRATION FOR HIGH ACCURACY APPLICATIONS
■ 5 YEARS OF DATA RETENTION and CLOCK OPERATION IN THE ABSENCE OF POWER PIN and FUNCTION
COMPATIBLE WITH INDUSTRY STANDARD 512K x 8 SRAMS
■ SELF-CONTAINED BATTERY and CRYSTAL IN DIP PACKAGE
OPTIONS
Timing
70 ns
MARKING
PIN ASSIGNMENT
A18
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
VSS
VCC
A15
A17
/WE
A13
A8
A9
A11
/OE
A10
/CE
DQ7
DQ6
DQ5
DQ4
DQ3
1
2
3
4
32
31
30
29
-70
-85
85 ns
5
6
7
8
28
27
26
25
24
23
22
21
20
19
18
17
9
10
11
12
13
14
15
16
32-pin Encapsulated Package
URL : www.dlghb.co.kr
Rev. 2.4 (Dec, 2020)
1
DLG HANBIT Co.,Ltd
DLGHANBIT
DLGHANBIT Confidential
HMNR5128D(V)
Functional Description
The HMNR5128D(V) is a full function, year 2000 compliant (Y2KC), real–time clock/calendar (RTC) and 512k x 8 non-
volatile static RAM. User access to all registers within the HMNR5128D(V) is accomplished with a bytewide interface . The
Real-time clock (RTC) information and control bits reside in the eight upper most RAM locations. The RTC registers
contain century, year, month, date, day, hours, minutes, and seconds data in 24-hour BCD format. Corrections for the date
of each month and leap year are made automatically. The RTC clock registers are double buffered to avoid access of
incorrect data that can occur during clock update cycles. The double buffered system also prevents time loss as the
timekeeping countdown continues unabated by access to time register data. The HMNR5128D(V) also contains its own
power-fail circuitry which deselects the device when the VCC supply is in an out of tolerance condition. This feature
prevents loss of data from unpredictable system operation brought on by low VCC as errant access and update cycles are
avoided.
Block Diagram
Oscillator and
Clock Chain
16 x 8
Timekeeper
Register
32.768KHz
Crystal
A0 ~ A18
Power
VPFD
LITHIUM
Coin
DQ0 ~ DQ7
524,272 x 8
SRAM Array
Voltage Sense
and
Switching Circuit
/WE
/OE
Vcc
Vss
A0~A18 : Address Input, /WE : Write : Write Enable , /CE : Chip Enable , /OE : Output Enable
Vcc : Power (+5V or +3.3V ) , DQ0~ DQ7 : Data Input and Output
Absolute Maximum Ratings
Symbol
Parameter
Value
0 to 70
Unit
°C
°C
V
TA
AmbientOperatingTemperature
Storage Temperature(Vcc Off, Oscillator Off)
Input or Output Voltage
TSTG
VIO
-40 to 70
-0.3 to Vcc+0.3
4.5 to 5.5
3.0 to 3.6
20
HMNR5128D
Supply Voltage
V
VCC
HMNR5128DV
V
IO
Output Current
mA
W
PD
Power Dissipation
1
Note : Permanent device damage may occur if Absolute Maximum Ratings are exceeded.
Functional operation should be restricted to the Recommended DC Operating Conditions detailed in this data sheet.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.
Not recommend direct soldering by soldering machine, and recommend manual soldering or using socket.
Caution : Negative undershoots below –0.3V are not allowed on any pin while in the Battery Back-up mode.
URL : www.dlghb.co.kr
Rev. 2.4 (Dec, 2020)
2
DLG HANBIT Co.,Ltd
DLGHANBIT
DLGHANBIT Confidential
HMNR5128D(V)
DC Characteristics
HMNR5128D
HMN5128DV
Unit
Symbol
Parameter
Test Condition (1)
Min
Typ
Max
Min
Typ
Max
±1
±1
150
5
±1
±1
60
3
ILI
uA
uA
Input Leakage Current
Output Leakage Current
Supply Current
0V ≤ VIN ≤ VCC
0V ≤VOUT ≤ VCC
Outputs open
/CE=VIH
(2)
ILO
ICC
ICC1
ICC2
mA
mA
mA
nA
80
40
Supply Current (Standby) TTL
Supply Current (Standby) CMOS
Battery Current OSC ON
Battery Current OSC
OFF
/CE=VCC-0.2
3
2
575
100
800
575
800
IBAT
nA
V
100
VIL
VIH
Input Low Voltage
-0.3
2.2
0.8
VCC+
0.3
-0.3
2.0
0.8
VCC+
0.3
V
Input High Voltage
V
Output Low Voltage
Output Low Voltage
IOL=2.1mA
IOL=10mA
0.4
0.4
VOL
V
0.4
0.4
(open drain) (4)
VOH
VOHB
IOUT1
IOUT2
VPFD
V
V
Output High Voltage
IOH=-1.0mA
IOUT2=-1.0uA
2.4
2.0
2.4
2.0
VOH Battery Back-up
3.6
100
100
4.5
3.6
70
mA
uA
V
VOUT Current (Active)
VOUT Current (Battery Back-up)
Power-fail Deselect Voltage
VOUT1 > VCC-0.3
VOUT2>VBAT-0.3
100
3.0
4.1
4.35
3.0
2.7
2.9
VPFD
100
mV
3.0
-
Battery Back-up Switchover
Voltage
VSO
V
V
VBAT
Battery Voltage
3.0
Note: 1. Valid for Ambient Operating Temperature: TA =0 to 70°C ; VCC = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
2. Outputs deselected.
Operating Modes
The 32-pin, 600mil DIP Hybrid houses a controller chip, SRAM, quartz crystal, and a long life lithium button cell in a single
package. The clock locations contain the year, month, date, day, hour, minute, and second in 24 hour BCD format.
Corrections for 28, 29 (leap year-compliant until the year 2100), 30, and 31 day months are made automatically. Byte
7FFF8h is the clock control register. This byte controls user access to the clock information and also stores the clock
calibration setting. The seven clock bytes (7FFFFh-7FFF9h) are not the actual clock counters, they are memory locations
consisting of READ/WRITE memory cells within the static RAM array. The HMNR5128D(V) includes a clock control circuit
which updates the clock bytes with current information once per second. The information can be accessed by the user in
the same manner as any other location in the static memory array. The HMNR5128D(V) also has its own Power-Fail
Detect circuit. This control circuitry constantly monitors the supply voltage for an out of tolerance condition.
When VCC is out of tolerance, the circuit write protects the TIMEKEEPER register data and SRAM, providing data security
in the midst of unpredictable system operation. As VCC falls, the control circuitry automatically switches to the battery,
maintaining data and clock operation until valid power is restored.
URL : www.dlghb.co.kr
Rev. 2.4 (Dec, 2020)
3
DLG HANBIT Co.,Ltd
DLGHANBIT
DLGHANBIT Confidential
HMNR5128D(V)
Operating Modes
Mode
Deselect
WRITE
READ
VCC
/CE
VIH
VIL
VIL
VIL
/OE
X
/WE
X
DQ7 – DQ0
Power
High-Z
DIN
Standby
Active
4.5V to 5.5V
or
X
VIL
VIH
VIH
VIL
VIH
DOUT
High
Active
3.0V to 3.6V
READ
Active
CMOS
Deselect
Deselect
VSO to VPFD (min)
X
X
X
X
X
X
High
High
Standby
Battery Back-
up
≤ VSO (1)
Note : X = VIH or VIL; VSO = Battery Back-up Switchover Voltage.
Read Mode
The HMNR5128D(V) is in the READ Mode whenever /WE (WRITE Enable) is high and /CE /OE are low. The unique
address specified by the 19 Address Inputs defines which one of the 524,280 bytes of data is to be accessed. Valid data
will be available at the Data I/O pins within Address Access Time (tAVQV) after the last address input signal is stable,
providing the /CE and /OE access times are also satisfied. If the /CE and /OE access times are not met, valid data will be
available after the latter of the Chip Enable Access Times (tELQV) or Output Enable Access Time (tGLQV). The state of the
eight three-state Data I/O signals is controlled by /CE and /OE. If the outputs are activated before tAVQV, the data lines will
be driven to an indeterminate state until tAVQV. If the Address Inputs are changed while /CE and /OE remain active, output
data will remain valid for Output Data Hold Time (tAXQX) but will go indeterminate until the next Address Access.
READ Mode AC Waveforms
/CE
/OE
Note : /WE = High.
URL : www.dlghb.co.kr
Rev. 2.4 (Dec, 2020)
4
DLG HANBIT Co.,Ltd
DLGHANBIT
DLGHANBIT Confidential
HMNR5128D(V)
READ Mode AC Characteristics
HMN5128D
-70
HMNR5128DV
-85
Symbol
Parameter
Unit
Min
Max
Min
85
Max
tAVAV
tAVQV
tELQV
tGLQV
tELQX
tGLQX
tEHQZ
tGHQZ
tAXQX
READ Cycle Time
70
nS
nS
nS
nS
nS
nS
nS
nS
nS
Address Valid to Output Valid
70
70
40
85
85
40
Chip Enable Low to Output Valid
Output Enable Low to Output Valid
Chip Enable Low to Output Transition
Output Enable Low to Output Transition
Chip Enable High to Output Hi-Z
Output Enable High to Output Hi-Z
Address Transition to Output Transition
5
0
5
0
10
10
10
10
5
5
Note: 1.Valid for Ambient Operating Temperature: TA = 0 to 70°C; VCC = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
Write Mode
The HMNR5128D(V) is in the WRITE Mode whenever /WE (WRITE Enable) and /CE (Chip Enable) are low state after the
address inputs are stable. The start of a WRITE is referenced from the latter occurring falling edge of /WE or /CE. A
WRITE is terminated by the rising edge of /WE. The addresses must be held valid throughout the cycle. /CE must
return high for a minimum of tEHAX and /WE must return high for a minimum of tWHAX from write cycle enable prior to the
initiation of another READ or WRITE cycle. Data-in must be valid tDVWH prior to the end of WRITE and remain valid for
tWHDX afterward. /OE should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has
been activated by a low on /CE and /OE a low on /WE will disable the outputs tWLQZ after /WE falls.
WRITE AC Waveforms, WRITE Enable Controlled
URL : www.dlghb.co.kr
Rev. 2.4 (Dec, 2020)
5
DLG HANBIT Co.,Ltd
DLGHANBIT
DLGHANBIT Confidential
HMNR5128D(V)
WRITE Mode AC Characteristics
HMN5128D
-70
HMNR5128DV
Symbol
Parameter(1)
-85
Unit
Min
70
0
Max
Min
85
0
Max
tAVAV
tAVWL
tAVEL
WRITE Cycle Time
nS
nS
nS
nS
nS
nS
nS
nS
Address Valid to WRITE Enable Low
Address Valid to Chip Enable Low
WRITE Enable Pulse Width
0
0
tWLWH
tELEH
tWHAX
tEHAX
tDVWH
50
70
0
55
75
0
Chip Enable Low to Chip Enable High
WRITE Enable High to Address Transition
Chip Enable High to Address Transition
Input Valid to WRITE Enable High
0
0
30
30
tWHDX
WRITE Enable High to Input Transition
WRITE Enable Low to Output High-Z
Address Valid to WRITE Enable High
WRITE Enable High to Output Transition
0
0
nS
nS
nS
nS
(2)
tWLQZ
25
25
tAVWH
60
5
65
5
(2)
tWHQX
Note : 1. Valid for Ambient Operating Temperature: TA = 0 to 70°C; VCC = 4.5 to 5.5V or 3.0 to 3.6V (except where
noted).
2. If /CE goes low simultaneously with /WE going low, the outputs remain in the high impedance state.
Data Retention Mode
With valid VCC applied, the HMNR5128D(V) operates as a conventional Bytewide static RAM. Should the supply voltage
decay, the RAM will automatically deselect, write protecting itself when VCC falls between VPFD (max), VPFD (min) window.
All outputs become high impedance and all inputs are treated as “Don't care.”
Note : A power failure during a WRITE cycle may corrupt data at the current addressed location, but does not jeopardize
the rest of the RAM's content. At voltages below VPFD (min), the memory will be in a write protected state, provided the VCC
fall time is not less than tF. The HMNR5128D(V) may respond to transient noise spikes on VCC that cross into the deselect
window during the time the device is sampling VCC. Therefore, decoupling of the power supply lines is recommended.
When VCC drops below VSO, the control circuit switches power to the internal battery, preserving data and powering the
clock. The internal energy source will maintain data in the HMNR5128D(V) for an accumulated period of at least 5 years
at room temperature. As system power rises above VSO, the battery is disconnected, and the power supply is switched to
external VCC . Write protection continues until VCC reaches VPFD (min) plus tREC (min). Normal RAM operation can resume
tREC after VCC exceeds VPFD (max).
URL : www.dlghb.co.kr
Rev. 2.4 (Dec, 2020)
6
DLG HANBIT Co.,Ltd
DLGHANBIT
DLGHANBIT Confidential
HMNR5128D(V)
Power Down/Up Mode AC Waveforms
Power Down/Up AC Characteristics
Symbol
Parameter
VPFD (max) to VPFD (min) VCC Fall Time
HMNR5128D
HMNR5128DV
VPFD (min) to VPFD (max) VCC Rise Time
Min
300
10
Max
Unit
uS
(2)
tF
uS
(3)
tFB
VPFD (min) to VSS VCC Fall Time
150
10
uS
tR
uS
tREC
tRB
VPFD (max) to RST High
40
200
mS
uS
VSS to VPFD (min) VCC Rise Time
5
Note :
1. Valid for Ambient Operating Temperature: TA = 0 to 70°C; VCC = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
2. VPFD (max) to VPFD (min) fall time of less than tF may result in deselection/write protection not occurring until 200µs after
VCC passes VPFD (min).
3. VPFD (min) to VSS fall time of less than tFB may cause corruption of RAM data.
Power Down/Up Trip Points DC Characteristics
Symbol
Parameter(1,2)
Min
4.1
2.7
Typ
Max
4.5
Unit
HMNR5128D
HMNR5128DV
HMNR5128DV
HMNR5128DV
4.35
V
VPFD
Power-fail Deselect Voltage
2.9
3.0
V
3.0
VPFD-100mV
5
V
V
Battery Back-up Switchover
Voltage
VSO
(3)
TDR
Expected Data Retention Time
YEARS
Note: 1. All voltages referenced to VSS
.
2. Valid for Ambient Operating Temperature: TA = 0 to 70°C; VCC = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
3. At 25°C.
URL : www.dlghb.co.kr
Rev. 2.4 (Dec, 2020)
7
DLG HANBIT Co.,Ltd
DLGHANBIT
DLGHANBIT Confidential
HMNR5128D(V)
Register Map
Data
Funtion /
Address
Range BCD Format
D7
D6
D5
D4
10M
0
D3
D2
D1
D0
7FFFF
7FFFE
7FFFD
7FFFC
7FFFB
7FFFA
7FFF9
7FFF8
7FFF7
7FFF6
7FFF5
7FFF4
7FFF3
7FFF2
7FFF1
7FFF0
10Years
Year
Year
00-99
01-12
01-31
01-07
00-23
00-59
00-59
0
0
0
0
0
Month
Date : Day of Month
Day
Month
Date
10 Date
0
FT
0
0
0
Day
0
10 Hours
10 Minutes
Hours(24 Hour Format)
Minutes
Hours
Minutes
Seconds
Control
0
ST
W
0
10 Seconds
Seconds
R
0
0
0
0
0
0
S
0
0
0
0
0
0
Calibration
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1000 Years
100 Years
Century
Flag
00-99
0
0
0
-
0
0
0
0
Keys :
R = READ Bit
W = WRITE Bit
ST = Stop Bit
0 = Must be set to ’0’
BL = Battery Low Flag
S = Sign Bit
Clock Operations
The HMNR5128D(V) offers 16 internal registers which contain TIMEKEEPER, and Control data. These registers are
memory locations which contain external (user accessible) and internal copies of the data. The external copies are
independent of internal functions except that they are updated periodically by the simultaneous transfer of the incremented
internal copy. TIMEKEEPER Registers store data in BCD. Control Registers store data in Binary Format.
Reading the Clock
Updates to the TIMEKEEPER registers should be halted before clock data is read to prevent reading data in transition.
The TIMEKEEPER cells in the RAM array are only data registers and not the actual clock counters, so updating the
registers can be halted without disturbing the clock itself. Updating is halted when a ’1’ is written to the READ Bit, D6 in the
Control Register (7FFF8h). As long as a ’1’ remains in that position, updating is halted. After a halt is issued, the registers
reflect the count; that is, the day, date, and time that were current at the moment the halt command was is-sued. All of the
TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating occurs
approximately 1 second after the READ Bit is reset to a ’0.’
URL : www.dlghb.co.kr
Rev. 2.4 (Dec, 2020)
8
DLG HANBIT Co.,Ltd
DLGHANBIT
DLGHANBIT Confidential
HMNR5128D(V)
Setting the Clock
Bit D7 of the Control Register (7FFF8h) is the WRITE Bit. Setting the WRITE Bit to a ’1,’ like the READ Bit, halts updates
to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24-hour BCD
format. Resetting the WRITE Bit to a ’0’ then transfers the
values of all time registers (7FFFh-7FFF9h, 7FFF1h) to the actual TIMEKEEPER counters and allows normal operation to
resume. After the WRITE Bit is reset, the next clock update will occur approximately one second later.
Note: Upon power-up following a power failure, both the WRITE Bit and the READ Bit will be reset to ’0.’
Stopping and Starting the Oscillator
The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the
oscillator can be turned off to minimize current drain on the battery. The STOP Bit is located at Bit D7 within the Seconds
Register (7FFF9h). Setting it to a ’1’ stops the oscillator. When reset to a ’0,’ the HMNR5128D(V) oscillator starts within
one second.
Note : It is not necessary to set the WRITE Bit when setting or resetting the STOP Bit (ST).
Calibrating the Clock
The HMNR5128D(V) is driven by a quartz controlled oscillator with a nominal frequency of 32,768Hz. The devices are
factory calibrated at 25°C and tested for accuracy. Clock accuracy will not exceed 35 ppm (parts per million) oscillator
frequency error at 25°C, which equates to about ±1.53 minutes per month. When the Calibration circuit is properly
employed, accuracy improves to better than +1/-2 ppm at 25°C. The oscillation rate of crystals changes with temperature.
The HMNR5128D(V) design employs periodic counter correction. The calibration circuit adds or subtracts counts from the
oscillator divider circuit at the divide by 256 stage. The number of times pulses are blanked (subtracted, negative
calibration) or split (added, positive calibration) depends upon the value loaded into the five Calibration bits found in the
Control Register.
Adding counts speeds the clock up, subtracting counts slows the clock down. The Calibration bits occupy the five lower
order bits (D4-D0) in the Control Register 7FFF8h. These bits can be set to represent any value between 0 and 31 in
binary form. Bit D5 is a Sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within
a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or
lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle
will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on. Therefore, each calibration step has the
effect of adding 512 or subtracting 256 oscillator cycles for every 125, 829, 120 actual oscillator cycles; that is, +4.068 or -
2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is running at exactly
32,768Hz, each of the 31 increments in the Calibration byte would represent +10.7 or -5.35 seconds per month which
corresponds to a total range of +5.5 or -2.75 minutes per month. One method for ascertaining how much calibration a
given HMNR5128D(V) may require involves setting the clock, letting it run for a month and comparing it to a known
accurate reference and recording deviation over a fixed period of time. This allows the designer to give the end user the
ability to calibrate the clock as the environment requires, even if the final product is packaged in a nonuser serviceable
enclosure. The designer could provide a simple utility that accesses the Calibration bits.
Power Supply Decoupling and Undershoot Protection
Note: ICC transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on
the VCC bus. These transients can be reduced if capacitors are used to store energy which stabilizes the VCC bus. The
energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed
URL : www.dlghb.co.kr
Rev. 2.4 (Dec, 2020)
9
DLG HANBIT Co.,Ltd
DLGHANBIT
DLGHANBIT Confidential
HMNR5128D(V)
when overshoots occur. A ceramic bypass capacitor value of 0.1uF is recommended in order to provide the needed
filtering. In addition to transients that are caused by normal
SRAM operation, power cycling can generate negative voltage spikes on
VCC that drive it to values below VSS by as much as one volt. These
negative spikes can cause data corruption in the SRAM while in battery
backup mode. To protect from these voltage spikes, recommends
connecting a schottky diode from VCC to VSS
.
Basically, the input power should be stable to be free from these power
noises and internally the equivalent protection is designed.
URL : www.dlghb.co.kr
Rev. 2.4 (Dec, 2020)
10
DLG HANBIT Co.,Ltd
DLGHANBIT
DLGHANBIT Confidential
HMNR5128D(V)
PACKAGE DIMENSION
Dimension
Min
Max
A
B
C
D
E
F
G
H
I
1.650
0.700
0.365
0.012
0.008
0.590
0.017
0.090
0.075
0.150
1.710
0.760
0.380
-
J
A
0.013
0.630
0.023
0.110
0.110
0.190
H
I
G
B
C
J
D
All dimensions are in inches.
E
F
NUMBERING INFORMATION (Please contact Salesman)
HM NR 5128 D V LF - 70
Speed options : 70 = 70 ns
85 = 85 ns
Pb-Free
:
Operating Voltage Blank = 5V
V = 3.3V
Dip type package
Device : 512K x 8
Nonvolatile Timekeeping SRAM
HANBit Memory Module
7F(#712), 274, Samsung-ro, Suwon-si, Gyeonggi-do, South Korea
TEL : (+82) 31-211-2523 , FAX : (+82) 31-211-2524
EMAIL : dlghbinfo@dlghb.co.kr
http://www.dlghb.co.kr
URL : www.dlghb.co.kr
Rev. 2.4 (Dec, 2020)
11
DLG HANBIT Co.,Ltd
相关型号：
©2020 ICPDF网 联系我们和版权申明