EC5575 [E-CMOS]
141 Channel Voltage Buffers for TFT LCD;![EC5575](http://pdffile.icpdf.com/pdf2/p00324/img/icpdf/EC5575_1994784_icpdf.jpg)
型号: | EC5575 |
厂家: | ![]() |
描述: | 141 Channel Voltage Buffers for TFT LCD CD |
文件: | 总12页 (文件大小:659K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
EC5575
14+1 Channel Voltage Buffers for TFT LCD
ꢀ GENERAL DESCRIPTION
ꢀ FEATURES
• Wide supply voltage range 6.5V ~ 18V
• Rail-to-rail output swing (The highest two
stage & lowest two stage)
The EC5575 is a 14+1 channel voltage
buffers that buffers reference voltage for
gamma correction in a thin film transistor
liquid crystal display (TFT LCD). This
device incorporating a Vcom amplifier
circuits, four rail to rail buffer amplifier
circuits (the highest two stage and lowest
two stage) and 10 buffer amplifiers circuits.
The EC5575 is available in a space saving
48-pin TQFP package, and the operating
temperature is from –20°C to +85°C.
• High slew rate 1V/µs
• GBWP 1 MHz
• 2 MHz -3dB Bandwidth
• Large Vcom Drive Current: ±100mA(Max)
• Ultra-small Package TQFP-48
ꢀ APPLICATIONS
• TFT-LCD Reference Driver
ꢀ PIN ASSIGNMENT ( E Type )
Fi
Ki
Li
Ji
Ii
Hi
Vss
VDD
Gi
Ei
Di
Ci
32
36
35
34
33
31
30
29
28
27
26
25
Bi
37
Mi
24
Li
Fi
Ni 38
Vcomi 39
N.C 40
N.C 41
N.C 42
23 Ai
22 VDD
21 Vss
20 Ao
19 Vss
18 Bo
17 N.C
16 N.C
Mi
Gi
Ni
Hi
Ai
Ii
Bi
Lo
Ki
Fo
Di
Ci
Ji
Mo
Go
Ei
VDD
Vss
43
44
No
Ho
Ao
Io
Bo
VDD 45
Vss 46
Vcomo47
No 48
Jo
Co
15
VDD
Ko
Do
14 N.C
13 Co
Eo
2
3
4
1
5
6
7
8
10
Fo
11
Eo
9
12
Do
Mo
Lo
Ko
Jo
Io
Ho
Vss
VDD
Go
A, B, M, N: Rail to Rail OPAMPs
E-CMOS Corp. (www.ecmos.com.tw)
Page 1 of 12
2007/09/12
EC5575
14+1 Channel Voltage Buffers for TFT LCD
ꢀ PIN ASSIGNMENT ( E2 Type )
ꢀ Ordering Information
Part No.
EC5575-F
EC5575-G
Top Mark
AS15-F
AS15-G
AS15-F
AS15-G
AS15-HF
AS15-HG
AS15E2-F
AS15E2-G
AS15E2-HF
AS15E2-HG
Package
TQFP48
TQFP48
TQFP48
TQFP48
TQFP48
TQFP48
TQFP48
TQFP48
TQFP48
TQFP48
Description
14+1 lead-free
14+1 Green Package
EC5575-FR
EC5575-GR
EC5575-HF
EC5575-HG
EC5575E2-F
EC5575E2-G
EC5575E2-HF
EC5575E2-HG
14+1 lead-free; (R) : Tape & reel
14+1 Green Package; (R) : Tape & reel
14+1 lead-free ( H )
14+1 Green Package ( H )
14+1 (pin40 is Vcom-) lead-free
14 channel (pin40 is Vcom-)Green Package
14+1 (pin40 is Vcom-) lead-free ( H )
14 channel (pin40 is Vcom-)Green Package (H)
Note: (H): Exposed pad (3.05x3.05 mm) ; (R) : Tape & reel
E-CMOS Corp. (www.ecmos.com.tw)
Page 2 of 12
2007/09/12
EC5575
14+1 Channel Voltage Buffers for TFT LCD
ꢀ ABSOLUTE MAXIMUM RATINGS (TA = 25 °C)
Values beyond absolute maximum ratings may cause permanent damage to the
device. These are stress ratings only; functional device operation is not implied.
Exposure to AMR conditions for extended periods may affect device reliability.
Supply Voltage between VS+ and VS-
Input Voltage (For rail-to-rail )
Maximum Continuous Output Current (A ~ N uffers)
Maximum Continuous Output Current(Com Buffer)
Maximum Die Temperature
+18V Storage Temperature
-65°C to +150°C
-20°C to +85°C
260°C
Operating Temperature
Lead Temperature
ESD Voltage
VS--0.5V, VS ++0.5V
30mA
100mA
+150°C
2kV
Important Note:
All parameters having Min/Max specifications are guaranteed. Typical values are for information
purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests,
therefore: TJ = TC = TA
ꢀ ELECTRICAL CHARACTERISTICS
VS+= +5V, VS - = -5V, RL = 10kΩ and CL = 10pF to 0V, TA = 25°C unless otherwise specified.
Parameter
Description
Condition
Min
Typ
Max Units
Input Characteristics
VOS
TCVOS
IB
Input Offset Voltage
VCM= 0V
2
5
12
50
mV
µV/°C
nA
Average Offset Voltage Drift [1]
Input Bias Current
Input Impedance
Input Capacitance
VCM= 0V
2
RIN
1
Gꢀ
pF
CIN
1.35
Output Characteristics
VOL
VOH
Output Swing Low
IL= -5mA (A, B, M, N rail-to-rail Buffers)
-4.92 -4.85
V
V
Output Swing High
Output Swing Low
Output Swing High
Short Circuit Current
Output Current
IL= 5mA (A, B, M, N rail-to-rail Buffers) 4.85 4.92
VOL
IL= -5mA (C ~ L Buffers)
IL= 5mA (C ~ L Buffers)
(A ~ N Buffers)
-3.5
3.5
V
VOH
V
ISC
±120
±30
mA
mA
mA
mA
(A ~ N Buffers)
IOUT
(Com Buffer)
ISC(Com)
IOUT(Com)
Short Circuit Current
Output Current
±300
±100
(Com Buffer)
Power Supply Performance
PSRR
Power Supply Rejection Ratio VS is moved from ±3.25V to ±7.75V
60
80
dB
IS
Supply Current (Per Amplifier) No Load (A ~ N Buffers)
500
750
µA
IS(Com)
Supply Current
(Com Buffer)
5
mA
Dynamic Performance
-4.0V≦VOUT≦4.0V, 20% to 80%
SR
tS
Slew Rate [2]
1
5
V/µs
µs
Settling to +0.1% (AV = +1) (AV = +1), VO=2V Step
RL = 10KΩ, CL = 10PF
RL = 10KΩ, CL = 10PF
f = 1 MHz
BW
PM
CS
-3dB Bandwidth
Phase Margin
Channel Separation
2
MHz
Degrees
60
75
dB
1. Measured over operating temperature range
2. Slew rate is measured on rising and falling edges
E-CMOS Corp. (www.ecmos.com.tw)
Page 3 of 12
2007/09/12
EC5575
14+1 Channel Voltage Buffers for TFT LCD
ꢀTYPICAL PERFORMANCE CURVES
VCC = 10V , F :10K
1750
1500
1250
1000
750
500
250
0
Input Offset(mV)
Figure (a) Input Offset Voltage Distribution
Figure (b) Input beyond the rails
VCC = 10V , F :10K
VCC = 10V , F :1K
Figure (c) Rail to Rail Capability
igure (d) Large Signal Transient Response
VCC = 10V , F :1K
VCC = 10V , F :1K
Figure (e) Large Signal Transient Response
E-CMOS Corp. (www.ecmos.com.tw)
Figure (f) Small Signal Transient Response
Page 4 of 12
2007/09/12
EC5575
14+1 Channel Voltage Buffers for TFT LCD
ꢀ TYPICAL PERFORMANCE CURVES
Figure (g) Open Loop Gain & Phase vs. Frequency
Figure (h) Frequency Response for Various CL
Figure (h) Frequency Response for Various RL
E-CMOS Corp. (www.ecmos.com.tw)
Page 5 of 12
2007/09/12
EC5575
14+1 Channel Voltage Buffers for TFT LCD
ꢀ APPLICATIONS INFORMATION
Product Description
metal interconnections are well designed to prevent
The EC5575 rail-to-rail quad channels amplifier is the output continuous current from exceeding +/-30
built on an advanced high voltage CMOS process. It’s mA such that the maximum reliability can be well
beyond rails input capability and full swing of output maintained.
range made itself an ideal amplifier for use in a wide
Output Phase Reversal
range of general-purpose applications. The features
of 1µS high slew rate, fast settling time, 2MHz of
GBWP as well as high output driving capability have
proven the EC5575 a good voltage reference buffer in
TFT-LCD for grayscale reference applications. High
phase margin and extremely low power consumption
(500µA per amplifier) make the EC5575 ideal for
Connected in voltage follower mode for low power
high drive applications
The EC5575 is designed to prevent its output from
being phase reversal as long as the input voltage is
limited from VS--0.5V to VS+ +0.5V. Figure 2 shows
a photo of the device output with its input voltage
driven beyond the supply rails. Although the phase of
the device's output will not be reversed, the input's
over-voltage should be avoided. An improper input
voltage exceeds supply range by more than 0.6V may
result in an over stress damage.
Supply Voltage, Input Range and Output Swing
The EC5575 can be operated with a single nominal
wide supply voltage ranging from 6.5V to 18V with
stable performance over operating temperatures of
-20 °C to +85 °C.
With 500mV greater than rail-to-rail input common
mode voltage range and 75dB of Common Mode
Rejection Ratio, the EC5575 allows a wide range
sensing among many applications without having any
concerns over exceeding the range and no
compromise in accuracy. The output swings of the
EC5575 typically extend to within 80mV of positive
and negative supply rails with load currents of 5mA.
The output voltage swing can be even closer to the
supply rails by merely decreasing the load current.
Figure 1 shows the input and output waveforms for
the device in the unity-gain configuration. The
amplifier is operated under ±5V supply with a 10k.
load connected to GND. The input is a 10Vp-p
sinusoid. An approximately 9.985 Vp-p of output
voltage swing can be easily achieved.
Figure 2. Operation with Beyond-the Rails Input
Power Dissipation
The EC5575 is designed for maximum output current
capability. Even though momentary output shorted to
ground causes little damage to the device.
For the high drive amplifier EC5575, it is possible to
exceed the 'absolute-maximum junction temperature'
under certain load current conditions. Therefore, it is
important to calculate the maximum junction
temperature for the application to determine if load
conditions need to be modified for the amplifier to
remain in the safe operating area. The maximum
power dissipation allowed in a package is determined
according to:
TJmax -TAmax
PDmax
=
ΘJA
Figure 1. Operation with Rail-to-Rail Input and Output
Output Short Circuit Current Limit
Where:
TJmax = Maximum Junction Temperature
Amax= Maximum Ambient Temperature
ΘJA = Thermal Resistance of the Package
A +/-120mA short circuit current will be limited by the
EC5575 if the output is directly shorted to the positive
or the negative supply. For an indefinitely output short
circuit, the power dissipation could easily increase
such that the device may be damaged. The internal
T
E-CMOS Corp. (www.ecmos.com.tw)
Page 6 of 12
2007/09/12
EC5575
14+1 Channel Voltage Buffers for TFT LCD
while does not draw any DC load current or reduce
the gain.
PDmax = Maximum Power Dissipation in the Package.
Power Supply Bypassing and Printed Circuit
Board Layout
The maximum power dissipation actually produced by
an IC is the total quiescent supply current times the
total power supply voltage, plus the power in the IC
due to the loads, or:
With high phase margin, the EC5575 performs stable
gain at high frequency. Like any high-frequency
device, good layout of the printed circuit board usually
comes with optimum performance. Ground plane
construction is highly recommended, lead lengths
should be as short as possible and the power supply
pins must be well bypassed to reduce the risk of
oscillation. For normal single supply operation, where
the VS- pin is connected to ground, a 0.1 µF ceramic
capacitor should be placed from VS+ pin to VS- pin as
a bypassing capacitor. A 4.7µF tantalum capacitor
should then be connected in parallel, placed in the
region of the amplifier. One 4.7µF capacitor may be
used for multiple devices. This same capacitor
combination should be placed at each supply pin to
ground if split supplies are to be used.
P
Dmax =∑i[VS * ISmax + (VS+ – VO) * IL]
When sourcing, and
Dmax = ∑i[VS * ISmax + (VO – VS-) * IL]
P
When sinking.
Where:
i = 1 to 4
VS = Total Supply Voltage
ISmax = Maximum Supply Current Per Amplifier
VO = Maximum Output Voltage of the Application
IL= Load current
RL= Load Resistance = (VS+ – VO)/IL = (VO – VS-)/ IL
A calculation for RL to prevent device from overheat
can be easily solved by setting the two PDmax
equations equal to each other.
Pin
Θja
Θjc
Count
(oC/W) (C/W)
TQFP-48
TQFP-48
1V
67
31
31
15
Normal
EXPOSED PAD
Driving Capacitive Loads
The EC5575 is designed to drive a wide range of
capacitive loads. In addition, the output current
handling capability of the device allows for good
slewing characteristics even with large capacitive
loads. The combination of these features make the
EC5575 ideally for applications such as TFT LCD
panel grayscale reference voltage buffers, ADC input
amplifiers, etc.
As load capacitance increases, however, the -3dB
bandwidth of the device will decrease and the
peaking increase. The amplifiers drive 10pF loads in
parallel with10KΩ. with just 1.5dB of peaking, and
100pF with 6.4dB of peaking. If less peaking is
desired in these applications, a small series resistor
(usually between 5Ωand 50Ω) can be placed in
series with the output. However, this will obviously
reduce the gain slightly. Another method of reducing
peaking is to add a "snubber" circuit at the output. A
snubber is a shunt load consisting of a resistor in
series with a capacitor. Values of 150Ω and 10nF
are typical. The advantage of a snubber is that it
improves the settling and overshooting performance
E-CMOS Corp. (www.ecmos.com.tw)
Page 7 of 12
2007/09/12
EC5575
14+1 Channel Voltage Buffers for TFT LCD
ꢀ Application Circuits
E-CMOS Corp. (www.ecmos.com.tw)
Page 8 of 12
2007/09/12
EC5575
14+1 Channel Voltage Buffers for TFT LCD
ꢀ PACKAGE MARKING INDICATION
(PACKAGE TYPE TQFP 48)
25
37
AS15
DATE CODE
Lot. Number
13
1
25
37
AS15-F
DATE CODE
Lot. Number
13
1
LEAD FREE TQFP48 ( MAKING )
E-CMOS Corp. (www.ecmos.com.tw)
Page 9 of 12
2007/09/12
EC5575
14+1 Channel Voltage Buffers for TFT LCD
ꢀ OUTLINE DIMENSIONS (Dimensions shown in millimeters)
9.0 ±0.20
7.0 ±0.10
36
25
37
24
48
13
0.21 ± 0.04
1
12
0.50
0.15 ±0.05
0.6 ±0.15
3.5o ± 3o
1.00 BSC.
E-CMOS Corp. (www.ecmos.com.tw)
Page 10 of 12
2007/09/12
EC5575
14+1 Channel Voltage Buffers for TFT LCD
OUTLINE DIMENSIONS
H: Exposed pad (3.05x3.05 mm)
E-CMOS Corp. (www.ecmos.com.tw)
Page 11 of 12
2007/09/12
EC5575
14+1 Channel Voltage Buffers for TFT LCD
General Disclaimer:
1. Product information and specifications furnished by E-CMOS in this data sheets are in effect
as of the publication date shown and are believed to be accurate and reliable. However, no
responsibility is assumed by E-CMOS for the use of any information shown herein, nor for
any patent or other rights infringement.
2. No license is granted by implication or otherwise under any patent or industrial properties
owned by E-CMOS or any third party through this document.
3. The information herein is subject to change at any time without notice.
4. Neither reproduction nor duplication of this document, in any form, the whole or part is
allowed without the prior written approval from E-CMOS.
5. Products of E-CMOS Corp., unless otherwise specified, are not authorized for use as critical
components of any device or equipment in applications that demand extremely high reliability
or where its failure or malfunction may directly threaten human life or cause risk of bodily
injury, such as aerospace, aircraft, vehicles, nuclear power, radiation resistant system,
transportation, disaster prevention equipment, gas related equipment, physical exercise
equipment, safety equipment and medical equipment for life support, etc.
6. Although E-CMOS makes every attempt to ensure that its products are of high quality and
reliability, thorough consideration of safety design and operating within the ranges
guaranteed are strongly recommended to prevent any accident and damage that may ensue.
E-CMOS bares no responsibility for failure or damage when abused or used beyond the
guaranteed ranges.
7. Products applied to life support devices and systems are strongly requested to contact
E-CMOS Corporation headquarter for the written approval to establish suitable terms &
conditions. E-CMOS’ warranty is limited to replacement of defective components. Any
personal injury or death or any other consequential damages of property are not covered.
Copyright © 2002 by E-CMOS Corporation.
E-CMOS CORPORATION IC DATASHEET
ADDRESS: NO.1, CREATION RD. 2ND, SCIENCE-BASED INDUSTRIAL
PARK, HSIN-CHU 300, TAIWAN, R.O.C.
WEBSITE: http://www.ecmos.com.tw
E-MAIL: mailto:sales@ecmos.com.tw
TEL: 886-3-5785888
FAX: 886-3-5783630
E-CMOS Corp. (www.ecmos.com.tw)
Page 12 of 12
2007/09/12
相关型号:
©2020 ICPDF网 联系我们和版权申明