EN5310DI-T
更新时间：2024-09-18 05:23:44
品牌：ENPIRION
描述：1A Voltage Mode Synchronous Buck PWM DC-DC Converter
概述
数据手册EN5310DI-T 概述
1A Voltage Mode Synchronous Buck PWM DC-DC Converter 1A电压模式同步降压PWM DC -DC转换器
EN5310DI-T 数据手册
通过下载EN5310DI-T数据手册来全面了解它。这个PDF文档包含了所有必要的细节，如产品概述、功能特性、引脚定义、引脚排列图等信息。
PDF下载EN5310
1A Voltage Mode Synchronous Buck PWM
DC-DC Converter
ENPIRION
Description
Features
The EN5310 is a Power System on a Chip DC-DC
converter. It is specifically designed to meet the
precise voltage and fast transient requirements of
present and future high-performance, low-power
processor, DSP, FPGA, memory boards and system
level applications in a distributed power architecture.
Advanced circuit techniques, ultra high switching
frequency, and very advanced, high-density,
integrated circuit and proprietary inductor technology
deliver high-quality, ultra compact, non-isolated DC-
DC conversion. Operating this converter requires only
three external components that include small value
input and output ceramic capacitors and a soft-start
capacitor.
• 1000mA output current capacity
• External inductor is NOT required
• Lead-Free packaging
• 5MHz operating frequency
• More than 90% efficient
• VOUT accuracy of 2% over line, load and
temperature
• 1/2 the board area of discrete component solutions
• Very fast transient response
• All high speed switching signals contained inside
the part
• Wide input voltage range of 2.375V to 5.5V
• Digital voltage selector with options for common
output voltages from 0.8V to 3.3V
• External resistor divider and OVP option for
programming output voltages from 0.9V to 4.0V
• Output enable pin and Power OK signal
• Programmable soft-start time
• Programmable over-current protection
• Thermal shutdown, short circuit, over-voltage and
under-voltage protection
The EN5310 significantly helps in system design and
productivity by offering greatly simplified board
design, layout and manufacturing requirements. In
addition, a reduction in the number of vendors
required for the complete power solution helps to
enable an overall system cost savings.
Applications
• VOIP phones, video telephones
Typical Application Circuit
• Broadband, networking, LAN/WAN, optical
telecommunications equipment
• Point of load regulation for low-power processors,
network processors, DSPs, FPGAs, and ASICs
• Low voltage, distributed power architectures with
2.5V, 3.3V or 5V rails
VIN
PVIN
AVIN
VS0
VID Output
Voltage Select
VS1
VS2
10µF
POK
SS
VSENSE
VOUT
VOUT
Ordering Information
15nF
22µF
Part Number
EN5310DC
Temp Rating (°C)
0 to 70
Package
36-pin DFN
AGND PGND
EN5310DC-T
EN5310DI
EN5310DI-T
EN5310DC-E
0 to 70
-40 to +85
-40 to +85
36-pin DFN T&R
36-pin DFN
36-pin DFN T&R
DFN Evaluation Board
Rev 0.95 – March 2005
www.enpirion.com
1
Rev 0.95 – March 2005
EN5310
Pin Configuration
This diagram is a top-view of the component and represents the on-board layout requirements for the
landing pads and thermal connection points. Specific dimensions for the pads are presented on page 10.
Pin 1 of the device is signified by the white dot marked on the top of the device.
Block Diagram
www.enpirion.com
2
Rev 0.95 – March 2005
EN5310
Typical Efficiency
VIN = 3.3V and VOUT = 2.5V
100%
90%
80%
70%
60%
50%
40%
0
200
400
600
800
1000
1200
Output Current (mA)
Absolute Maximum Ratings
CAUTION: Stresses in excess of the absolute maximum ratings can cause permanent damage to the device.
Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.
PARAMETER
Input Supply Voltage
Input Voltage – Enable
Input Voltage – VS0, VS1 & VS2 (Note 1)
Storage Temperature Range
Operating Junction Temperature
SYMBOL MIN MAX UNITS
VIN
-0.5
-0.5
-0.5
-65
6.5
VIN
2.8
V
V
V
TSTG
TJ
150
150
240
2000
°C
°C
°C
V
MSL per JEDEC J-STD-020A Level 3 (Note 2)
ESD Rating (based on Human Body Model)
NOTES:
1. VS0, VS1 and VS2 pins have an internal pull-up resistor, only ground potentials should be placed on them as required.
2. Evaluation for MSL3 at 255°C in process.
Thermal Characteristics
PARAMETER
Thermal Resistance: Junction to Ambient (0 LFM)
(Note 3)
SYMBOL TYPICAL UNITS
θJA
θJC
36
6
°C/W
°C/W
Thermal Resistance: Junction to Case (0 LFM)
NOTES:
3. Based on a four-layer board and proper thermal design.
www.enpirion.com
3
Rev 0.95 – March 2005
EN5310
Electrical Characteristics
NOTE: VIN=3.3V and over operating temperature range unless otherwise noted. Typical values are at TA =
25°C.
PARAMETER
Operating Input
Voltage
Quiescent Supply
Current
No-Load Operating
Current
Switching
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX UNITS
VIN
2.375
5.5
V
mA
mA
MHz
°C
No switching, AVIN = 3.3V,
PVIN = 3.3V, ENABLE=0V
Includes PWM, gate drive and
inductor ripple current.
IQ
INL
FOSC
TJ
15
35
5
Frequency
Thermal Overload
Trip Point
160
VOUT
Range
Accuracy
Line Regulation
Load Regulation
Temperature
Regulation
VOUT
VOUT
∆VOUT
∆VOUT
∆VOUT
∆VOUT
Using external voltage divider
Over line, load and temperature
VIN = 2.5 to 5.0 volts
ILOAD = 0 to 1A
TA= 0 to 70ºC
TA= -40 to 85ºC
0.9
V
%
mV
mV
mV
mV
2.0
3
3
TBD
TBD
Transient Response (IOUT = 0% to 100% or 100% to 0% of Rated Load)
Peak Deviation
VOUT
VIN = 5V, 1.2V < VOUT < 3.3V
2
5
%
Output Voltage Ripple
VIN = 5.0V, VOUT = 1.2V, IOUT = 1A,
COUT = 20uF, 2 x 10µF X5R or X7R
ceramic capacitors
Peak-to-peak
VOUT-PP
12
mV
mA
Maximum Continuous Output Current (Note 4)
Output Current
Enable Operation
IOUT
1000
0.8
Max voltage to ensure the converter
is disabled
Min voltage to ensure the converter
is enabled
Disable Threshold
Enable Threshold
VDISABLE
VENABLE
V
V
1.8
Power OK Operation
POK low voltage
Max POK Voltage
NOTES:
VPOK
VPOK
IPOK = 1mA
Supply voltage applied to POK
0.4
5.5
V
V
4. Maximum output current may need to be de-rated, based on operating condition, to meet TJ requirements.
www.enpirion.com
4
Rev 0.95 – March 2005
EN5310
Pin Descriptions
PIN
NAME
FUNCTION
1
NC
NO CONNECT – Do not electrically connect this pin to PCB. See Note 5.
External feedback voltage input. Option for programming the output voltage with a
2
3
XFB
resistor divider on VOUT
.
Remote voltage sense input. Connect this pin to the load voltage at the point to be
regulated.
VSENSE
4
5
6
7
NC
NC
ENABLE
NC
NO CONNECT – Do not electrically connect this pin to PCB. See Note 5.
NO CONNECT – Do not electrically connect this pin to PCB. See Note 5.
Enable input. An input high enables operation. An input low disables operation.
NO CONNECT – Do not electrically connect this pin to PCB. See Note 5.
Over-Voltage set-point input. When using an external voltage divider and the XFB pin. When
VS0, VS1 and VS2 are left OPEN or pulled high, an additional voltage divider separate from
the XFB pin is required to set the OVP set-point. In this mode, the OVP function is disabled if
this voltage divider is not present.
8
XOV
9
10
11
PGND
Power ground for the power stage circuits.
12
13
14
15
16
VOUT
Voltage and power output.
17
18
19
20
21
22
23
24
25
26
NC
PGND
NC
NO CONNECT – Do not electrically connect this pin to PCB. See Note 5.
Power ground for the power stage circuits.
NO CONNECT – Do not electrically connect this pin to PCB. See Note 5.
Power voltage input for the power stage circuits.
PVIN
27
28
29
30
31
VS2
ROCP
VS1
Voltage select line 2 input. See Table 1.
Over-Current trip point adjust input. Used for adjusting the OCP trip point.
Voltage select line 1 input. See Table 1.
32
33
34
AVIN
AGND
VS0
Analog voltage input for the controller circuits.
Analog ground for the controller circuits.
Voltage select line 0 input. See Table 1.
35
36
POK
SS
Power OK is an open drain transistor for power system state indication.
Soft-Start node. A capacitor is connected between this pin and AGND.
NOTES:
5. This pin is used for engineering test purposes and reserved for future use. Solder, but do not electrically connect this pin to
the PCB.
www.enpirion.com
5
Rev 0.95 – March 2005
EN5310
Theory of Operation
Use an appropriate resistor ratio such that the desired
output voltage across the resistor pair causes the XFB
pin to be 0.8V at the nominal set-point. It is
Synchronous Buck Converter
The EN5310 is a synchronous, pin programmable
power supply with integrated power MOSFET
switches and inductor. The nominal input voltage
range is 2.5-5.0V. The output can be set to common
voltages by connecting appropriate combinations of 3
voltage selection pins to ground. If different voltage
levels are required, provision is also made to allow
external programming. The feedback control loop is
voltage-mode and the part uses a low-noise PWM
topology. Up to 1A of output current can be drawn
from this converter. The 5MHz operating frequency
enables the use of small-size output capacitors.
recommended that the resistor values used should be
in the 20K-40K range. Contact Enpirion Applications
Support for more specific information. If Over-
Voltage protection is required, the output of a second
divider to XOV should be set such that 0.96V is
present at the desired trip point. By design, if both
resistor dividers are the same, the OV trip-point will
be 20% above the nominal output voltage.
VIN
PVIN
AVIN
VOUT
VOUT
10µF
POK
SS
The power supply also has protection features such as:
• Programmable over-current protection (to
protect the IC from excessive load current)
• Thermal shutdown (to protect the converter
from getting too hot)
XOV
XFB
15 nF
22µF
AGND PGND
• Over-voltage protection that stops the PWM
switching and turns on the lower N-MOSFET
at 120% of the programmed output voltage in
order to protect the load from an OV
condition.
• Under-voltage lockout circuit to disable the
converter output when the input voltage is less
than approximately 2.2V
Table 1: Output Voltage Select Table
VS2*
VS1*
VS0* Output Voltage
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
3.3V
2.5V
1.8V
1.5V
1.25V
1.2V
Additional features include:
• Soft-start circuit, limiting the in-rush current
when the converter is powered up.
• Power good circuit indicating whether the
output voltage is within 90%-120% of the
programmed voltage.
0.8V**
User Selectable
** 0.8V ref only, not guaranteed performance
* The VS0, VS1 and VS2 pins are defaulted to a ‘1’
with an internal pull-up resistor. Only connect
these pins to AGND if a ‘0’ is required. If a ‘1’ is
required, then leave the pin floating.
Output Voltage Programming
The EN5310 output voltage is programmed using one
of two methods. Common output voltages are
achieved by tying one or more of the three Voltage
Select pins (VS0, VS1 & VS2) to ground (see Table
1). If all three are left floating, the output voltage and
over voltage thresholds are determined by the voltages
presented at the XFB and XOV pins respectively.
These voltages should be set by way of resistor
dividers between VOUT to GND with the midpoint
going to XFB and XOV.
Capacitor Selection
The EN5310 needs about 10-20uF of input
capacitance. Low-cost, low-ESR ceramic capacitors
can be used as input capacitors for this converter and
it is strongly recommended that they be rated X5R or
X7R. In some applications, lower value capacitors are
needed in parallel with the larger, lossy capacitors in
order to provide high frequency decoupling.
www.enpirion.com
6
Rev 0.95 – March 2005
EN5310
Over-Current Protection
The EN5310 has been optimized for use with about
20µF of ceramic output capacitance. It is strongly
recommended that these be low-cost, low-ESR,
ceramic capacitors rated X5R or X7R. (See the
Enpirion application note on ripple comparison for
optimum selection of number and value of these
capacitors based on ripple requirements.) In order to
eliminate high-frequency switching spikes on the
output ripple, usually a low-value, low-ESR ceramic
capacitor is used in parallel with the larger capacitors
right at the load.
The cycle-by-cycle current limit function is achieved
by sensing the current flowing through the sense P-
MOSFET and a signal generated by a differential
amplifier with a preset over-current threshold. During
a particular cycle, if the over-current threshold is
exceeded, the power P-MOSFET is turned off and the
power N-MOSFET is turned on to protect the P-
MOSFET. If the over-current condition is removed,
the over-current protection circuit will enable the
PWM operation. If the over-current condition persists,
the converter will eventually go through a full soft-
start cycle. This circuit is designed to provide high
noise immunity.
Enable Operation
The ENABLE pin provides a means to shut down the
power FET switching or enable normal operation. A
logic low will disable the converter and cause it to
It is possible to adjust the over-current set point by
connecting a resistor between ROCP and GND
shut down. A logic high will enable the converter into (increase the trip point) or PVIN (decrease the trip
normal operation.
point). The voltage at the ROCP pin is designed to be
0.8V. (see application note for details)
Soft-Start Operation
The SS pin in conjunction with a small capacitor
between this pin and AGND provides the soft start
function to limit the in-rush current during start-up.
During start-up of the converter the reference voltage
Over-Voltage Protection
When the output voltage exceeds 120% of the
programmed output voltage, the PWM operation
stops, the lower N-MOSFET is turned on and the
to the error amplifier is gradually increased to its final POK signal goes low. When the output voltage drops
level by an internal current source of typically 10uA. below 95% of the programmed output voltage, normal
The whole soft-start procedure is designed to take 1ms PWM operation resumes and POK returns to its high
- 3ms with a 15-30nF soft start capacitor, but can be
programmed by capacitor selection using the
following equation:
state.
Thermal Overload Protection
Thermal shutdown will disable operation once the
Junction temperature exceeds approximately 160ºC.
Once the junction temperature drops by approx 25ºC,
the converter will re-start with a normal soft-start.
Rise Time: TR = Css*80k
POK Operation
The POK signal is an open drain signal from the
converter indicating the output voltage is within the
specified range. The POK signal will be a logic high
when the output voltage is within 90% - 120% of the
programmed output voltage. If the output voltage goes
outside of this range, the POK signal will be a logic
low until the output voltage has returned to within this
range. In the event of an over-voltage condition the
POK signal will go low and will remain in this
condition until the output voltage has dropped to 95%
of the programmed output voltage before returning to
the high state (see also Over Voltage Protection)
Low Input Voltage Operation
Circuitry is provided to ensure that when the input
voltage is below the specified voltage range, the
operation of the converter is controlled and
predictable. Circuits for hysteresis, input de-glitch and
output leading edge blanking are included to ensure
high noise immunity and prevent false tripping.
Compensation
The EN5310 is internally compensated through the
use of a type 3 compensation network and is
optimized for use with about 20µF of output
capacitance and will provide excellent loop bandwidth
and transient performance for most applications. (See
www.enpirion.com
7
Rev 0.95 – March 2005
EN5310
the section on Capacitor Selection for details on
recommended capacitor types.) In some cases
modifications to the compensation may be required.
For more information, contact Enpirion Applications
Engineering support.
The placement of the input decoupling capacitors
between PVIN and PGND is very critical. These
components should be placed such that they have the
lowest inductance traces to PVIN and PGND.
There are two thermal pads underneath the device.
The centrally located pad is PGND, and, depending on
the number of layers of the PC board, it needs to be
connected to a thermal plane in order to conduct heat
away from the device. Note that if any of the thermal
planes is also connected to AGND, the impedance
between this point and the GND connection of the
load needs to be minimized in order to get the best
possible load regulation. The pad opposite the VOUT
pins is connected to VOUT. This VOUT pad should be
connected to a top layer copper area as large as
Layout Considerations
The EN5310 Layout Guidelines application note
provides more details on specific layout
recommendations for this part. The following are
general layout guidelines to consider.
The CMOS chip inside the EN5310 has two grounds:
AGND for the controller, and PGND for the power
stage. These two grounds need to be connected
outside the package at one point through a low-
impedance trace. The connection should be made such possible to conduct more heat away from the package.
that the impedance between the connection point and
the AGND pad on the package is minimized. Since
the internal voltage sensing circuit is based on AGND,
the connection of the two grounds should also be
made such that the best voltage regulation can be
achieved. The soft-start capacitor, the voltage
programming resistors, and any other external control
component should be tied to AGND.
This will also help minimize the trace length to the
output filter caps.
Pin 19 is a connected to a noisy internal node and is
brought out for test purposes only. Keep all sensitive
signal traces as far as possible from this pin. Ideally,
on the top layer there should be no traces or vias
underneath the package between this pin and the VOUT
thermal pad.
www.enpirion.com
8
Rev 0.95 – March 2005
EN5310
Packaging Information
Mechanical Drawing and Nominal Dimensions
www.enpirion.com
9
Rev 0.95 – March 2005
Landing Pad Information
EN5310
The Enpirion iPOWERTM DFN package is footprint compatible with the JEDEC standard 36-pin TSSOP
package code DD. The reference document and board layout diagram appear below.
JEDEC Solid State Technology Association TSSOP (Plastic Thin Shrink Small Outline Package)
standardized package code DD. This TSSOP standard package is defined in the JEDEC document
MO-153, Issue F, dated 05/01, which defines 57 variations on package size, lead pitch, and lead
count.
Contact Information
Enpirion, Inc.
685 Route 202/206
Suite 305
Bridgewater, NJ 08807
Phone: 908-575-7550
Fax: 908-575-0775
Enpirion reserves the right to make changes in circuit design and/or specifications at any time without notice. Information furnished by Enpirion is believed to be
accurate and reliable. Enpirion assumes no responsibility for its use or for infringement of patents or other third party rights, which may result from its use. Enpirion
products are not authorized for use in nuclear control systems, as critical components in life support systems or equipment used in hazardous environment without the
express written authority from Enpirion.
www.enpirion.com
10
EN5310DI-T 相关器件
| 型号 | 制造商 | 描述 | 价格 | 文档 |
| EN5311QI | ENPIRION | 1A Synchronous Buck Regulator With Integrated Inductor | 获取价格 |
|
| EN5311QI-E | ENPIRION | 1A Synchronous Buck Regulator With Integrated Inductor | 获取价格 |
|
| EN5311QI-T | INTEL | Switching Regulator/Controller, Voltage-mode, 1A, 4000kHz Switching Freq-Max, MQCC20 | 获取价格 |
|
| EN5312Q | ETC | Fully Integrated Voltage Mode Synchronous Buck PWM DC-DC Converter Module | 获取价格 |
|
| EN5312QI | ENPIRION | 1A Synchronous Buck Regulator With Integrated Inductor | 获取价格 |
|
| EN5312QI | ALTERA | Switching Regulator, Voltage-mode, 1A, 4000kHz Switching Freq-Max, 5 X 4 MM, 1.10 MM HEIGHT, ROHS COMPLIANT, MO-220, QFN-20 | 获取价格 |
|
| EN5319QI | INTEL | Switching Regulator, Voltage-mode, 1.5A, CMOS, 4 X 6 MM, 1.10 MM HEIGHT, HALOGEN FREE AND ROHS COMPLIANT, QFN-24 | 获取价格 |
|
| EN5319QI | ALTERA | Switching Regulator, Voltage-mode, 1.5A, CMOS, 4 X 6 MM, 1.10 MM HEIGHT, HALOGEN FREE AND ROHS COMPLIANT, QFN-24 | 获取价格 |
|
| EN5322QI | ENPIRION | 2 A Voltage Mode Synchronous Buck PWM DC-DC Converter with Integrated Inductor | 获取价格 |
|
| EN5322QI-E | ENPIRION | 2 A Voltage Mode Synchronous Buck PWM DC-DC Converter with Integrated Inductor | 获取价格 |
|
EN5310DI-T 相关文章
Bourns 密封通孔金属陶瓷微调电位计产品选型手册(英文版)
- 2024-09-20
- 6
Bourns 精密环境传感器产品选型手册(英文版)
- 2024-09-20
- 9
Bourns POWrTher 负温度系数(NTC)热敏电阻手册 (英文版)
- 2024-09-20
- 8
Bourns GMOV 混合过压保护组件产品选型手册(英文版)
- 2024-09-20
- 6
