74ALVCH162374TX [ETC]
16-Bit D-Type Flip-Flop ; 16位D型触发器\n
| 型号： | 74ALVCH162374TX |
| 厂家： | 
ETC |
| 描述： | 16-Bit D-Type Flip-Flop
|
| 文件： | 总6页 (文件大小：84K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
September 2001
Revised September 2001
74ALVCH162374
Low Voltage 16-Bit D-Type Flip-Flop with Bushold
and 26Ω Series Resistors in Outputs
General Description
Features
The ALVCH162374 contains sixteen non-inverting D-type
flip-flops with 3-STATE outputs and is intended for bus ori-
ented applications. The device is byte controlled. A buff-
ered clock (CP) and output enable (OE) are common to
each byte and can be shorted together for full 16-bit opera-
tion.
I 1.65V–3.6V VCC supply operation
I 3.6V tolerant control inputs and outputs
I Bushold data inputs eliminates the need for external
pull-up/pull-down resistors
I 26Ω series resistors in outputs
I tPD (CLK to On)
The ALVCH162374 data inputs include active bushold cir-
cuitry, eliminating the need for external pull-up resistors to
hold unused or floating data inputs at a valid logic level.
4.6 ns max for 3.0V to 3.6V VCC
5.4 ns max for 2.3V to 2.7V VCC
9.6 ns max for 1.65V to 1.95V VCC
The 74ALVCH162374 is also designed with 26Ω series
resistors in the outputs. This design reduces line noise in
applications such as memory address drivers, clock drivers
and bus transceivers/transmitters.
I Uses patented noise/EMI reduction circuitry
I Latch-up conforms to JEDEC JED78
I ESD performance:
The 74ALVCH162374 is designed for low voltage
(1.65V to 3.6V) VCC applications with output compatibility
Human body model > 2000V
Machine model > 200V
up to 3.6V.
The 74ALVCH162374 is fabricated with an advanced
CMOS technology to achieve high speed operation while
maintaining low CMOS power dissipation.
Ordering Code:
Package
Order Number
Package Descriptions
Number
74ALVCH162374T
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
Pin Descriptions
Pin Names
Description
OEn
Output Enable Input (Active LOW)
Clock Pulse Input
Bushold Inputs
CPn
I0–I15
O0–O15
Outputs
© 2001 Fairchild Semiconductor Corporation
DS500628
www.fairchildsemi.com
Connection Diagram
Truth Tables
Inputs
OE1
Outputs
O0–O7
CP1
I0–I7
L
L
H
L
H
L
L
L
X
X
O0
Z
X
H
Inputs
OE2
Outputs
O8–O15
CP2
I8–I15
L
L
H
L
H
L
L
L
X
X
O0
Z
X
H
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial (HIGH or LOW, control inputs may not float)
Z = High Impedance
O0 = Previous O0 before HIGH-to-LOW of CP
Functional Description
The 74ALVCH162374 consists of sixteen edge-triggered
flip-flops with individual D-type inputs and 3-STATE true
outputs. The device is byte controlled with each byte func-
tioning identically, but independent of the other. The control
pins can be shorted together to obtain full 16-bit operation.
Each clock has a buffered clock and buffered Output
Enable common to all flip-flops within that byte. The
description which follows applies to each byte. Each
flip-flop will store the state of their individual I inputs that
meet the setup and hold time requirements on the
LOW-to-HIGH Clock (CPn) transition. With the Output
Enable (OEn) LOW, the contents of the flip-flops are avail-
able at the outputs. When OEn is HIGH, the outputs go to
the high impedance state. Operations of the OEn input
does not affect the state of the flip-flops.
Logic Diagram
Byte 1 (0:7)
Byte 2 (8:15)
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
Absolute Maximum Ratings(Note 1)
Recommended Operating
Conditions (Note 3)
Supply Voltage (VCC
)
−0.5V to +4.6V
−0.5V to 4.6V
DC Input Voltage (VI)
Power Supply
Output Voltage (VO) (Note 2)
−0.5V to VCC +0.5V
Operating
1.65V to 3.6V
0V to VCC
DC Input Diode Current (IIK
)
Input Voltage (VI)
VI < 0V
−50 mA
−50 mA
50 mA
Output Voltage (VO)
0V to VCC
DC Output Diode Current (IOK
)
Free Air Operating Temperature (TA)
Minimum Input Edge Rate (∆t/∆V)
VIN = 0.8V to 2.0V, VCC = 3.0V
Note 1: The Absolute Maximum Ratings are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the Absolute Maximum Rat-
ings. The “Recommended Operating Conditions” table will define the condi-
tions for actual device operation.
−40°C to +85°C
VO < 0V
DC Output Source/Sink Current
(IOH/IOL
10 ns/V
)
DC VCC or GND Current per
Supply Pin (ICC or GND)
100 mA
Storage Temperature Range (TSTG
)
−65°C to +150°C
Note 2: IO Absolute Maximum Rating must be observed, limited to 4.6V.
Note 3: Floating or unused control inputs must be held HIGH or LOW.
DC Electrical Characteristics
VCC
Symbol
VIH
Parameter
Conditions
Min
Max
Units
(V)
HIGH Level Input Voltage
1.65 - 1.95 0.65 x VCC
2.3 - 2.7
2.7 - 3.6
1.65 - 1.95
2.3 - 2.7
2.7 - 3.6
1.7
2.0
V
VIL
LOW Level Input Voltage
HIGH Level Output Voltage
0.35 x VCC
0.7
V
V
0.8
VOH
IOH = −100 µA
IOH = −2 mA
IOH = −4 mA
IOH = −6 mA
1.65 - 3.6 VCC - 0.2
1.65
2.3
1.2
1.9
1.7
2.4
2
2.3
3.0
IOH = −8 mA
IOH = −12 mA
IOL = 100 µA
IOL = 2 mA
IOL = 4 mA
IOL = 6 mA
2.7
3.0
2
VOL
LOW Level Output Voltage
1.65 - 3.6
1.65
2.3
0.2
0.45
0.4
0.55
0.55
0.6
0.8
−2
2.3
V
3.0
IOL = 8 mA
2.7
IOL = 12 mA
3
IOH
IOL
II
High Level Output Current
LOW Level Output Current
Input Leakage Current
1.65
2.3
−6
mA
2.7
−8
3.0
−12
2
1.65
2.3
6
mA
2.7
8
3
12
0 ≤ VI ≤ 3.6V
3.6
5.0
µA
3
www.fairchildsemi.com
DC Electrical Characteristics (Continued)
VCC
Symbol
Parameter
Conditions
Min
Max
Units
(V)
1.65
1.65
2.3
II(HOLD)
Bushold Input Minimum
Drive Hold Current
VIN = 0.58V
VIN = 1.07V
VIN = 0.7V
25
−25
45
VIN = 1.7V
2.3
−45
75
µA
VIN = 0.8V
3.0
VIN = 2.0V
3.0
−75
0 < VO ≤ 3.6V
0 ≤ VO ≤ 3.6V
3.6
500
10
IOZ
3-STATE Output Leakage
Quiescent Supply Current
Increase in ICC per Input
3.6
µA
µA
µA
ICC
VI = VCC or GND, IO = 0
VIH = VCC − 0.6V
3.6
40
∆ICC
3 - 3.6
750
AC Electrical Characteristics
TA = −40°C to +85°C, RL = 500Ω
CL = 50 pF
VCC = 3.3V 0.3V
CL = 30 pF
Symbol
Parameter
Units
VCC = 2.7V
VCC = 2.5V 0.2V
VCC = 1.8V 0.15V
Min
Max
Min
Max
Min
Max
Min
Max
fCLOCK
Clock Frequency
150
150
150
100
MHz
ns
tW
Pulse Width
3.3
1.9
0.5
150
1.0
1.0
1.2
3.3
2.2
0.5
150
3.3
2.1
0.6
150
1.0
1.0
1.0
4.0
2.5
1.0
100
1.5
1.5
1.5
tS
Setup Time
ns
tH
Hold Time
ns
fMAX
Maximum Clock Frequency
Propagation Delay
Output Enable Time
Output Disable Time
MHz
ns
t
PHL, tPLH
tPZL, tPZH
tPLZ, tPHZ
4.6
5.2
4.5
5.4
6.4
5
5.4
6.5
5.6
9.6
9.8
7.9
ns
ns
Capacitance
TA = +25°C
Symbol
Parameter
Conditions
Units
VCC
Typical
CIN
Input Capacitance
Control
Data
VI = 0V or VCC
VI = 0V or VCC
VI = 0V or VCC
3.3
3.3
3.3
3.3
2.5
3.3
2.5
3
6
pF
pF
COUT
CPD
Output Capacitance
Power Dissipation Capacitance
7
Outputs Enabled f = 10 MHz, CL = 0 pF
31
28
11
10
pF
Outputs Disabled f = 10 MHz, CL = 0 pF
www.fairchildsemi.com
4
AC Loading and Waveforms
TEST
SWITCH
tPLH, tPHL
Open
tPZL, tPLZ
6V at VCC = 3.3 0.3V;
CC x 2 at VCC = 2.5 0.2V; 1.8V 0.15V
V
tPZH, tPHZ
GND
FIGURE 1. AC Test Circuit
FIGURE 3. 3-STATE Output High Enable and
Disable Times for Low Voltage Logic
FIGURE 2. Waveform for Inverting and
Non-Inverting Functions
FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic
FIGURE 5. Propagation Delay, Pulse Width and
FIGURE 6. Setup Time, Hold Time and
Recovery Time for Low Voltage Logic
tREC Waveforms
VCC
Symbol
3.3V 0.3V
1.5V
2.5V 0.2V
VCC/2
1.8V 0.15V
VCC/2
Vmi
Vmo
VX
1.5V
VCC/2
VCC/2
VOL +0.3V
VOH −0.3V
VOL +0.15V
VOH −0.15V
VOL +0.15V
VOH −0.15V
VY
5
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Body Width
Package Number MTD48
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
www.fairchildsemi.com
6
相关型号：
74ALVCH16240DG-T
IC ALVC/VCX/A SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48, Bus Driver/Transceiver
NXP
74ALVCH16240DGG-T
IC ALVC/VCX/A SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48, Bus Driver/Transceiver
NXP
74ALVCH16240DL
IC ALVC/VCX/A SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48, Bus Driver/Transceiver
NXP
74ALVCH16240DLG4
ALVC/VCX/A SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48, 0.300 INCH, GREEN, PLASTIC, SSOP-48
TI
74ALVCH16240DLRG4
ALVC/VCX/A SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48, 0.300 INCH, GREEN, PLASTIC, SSOP-48
TI
74ALVCH16240MTD
Bus Driver, ALVC/VCX/A Series, 4-Func, 4-Bit, Inverted Output, CMOS, PDSO48, 6.10 MM, MO-153, TSSOP-48
FAIRCHILD
©2020 ICPDF网 联系我们和版权申明