CY7C1370B-166AC 概述
x36 Fast Synchronous SRAM
X36高速同步SRAM
CY7C1370B-166AC 数据手册
通过下载CY7C1370B-166AC数据手册来全面了解它。这个PDF文档包含了所有必要的细节,如产品概述、功能特性、引脚定义、引脚排列图等信息。
PDF下载CY7C1370B
CY7C1372B
PRELIMINARY
512Kx36/1Mx18 Pipelined SRAM with NoBL™ Architecture
inputs include all addresses, all data inputs, depth-expansion
Features
Chip Enables (CE1, CE2, and CE3), cycle start input (ADV/LD),
Clock Enable (CEN), Byte Write Enables (BWSa, BWSb,
BWSc, and BWSd), and Read-Write Control (WE). BWSc and
BWSd apply to CY7C1370B only.
• Zero Bus Latency, no dead cycles between write and
read cycles
• Fast clock speed: 200, 166, 150, and 133 MHz
• Fast access time: 3.0, 3.4, 3.8, 4.2 ns
• Internally synchronized registered outputs eliminate
the need to control OE
Address and control signals are applied to the SRAM during
one clock cycle, and two cycles later, its associated data oc-
curs, either read or write.
• Single 3.3V –5% and +5% power supply VDD
• Separate VDDQ for 3.3V or 2.5V I/O
• Single WE (READ/WRITE) control pin
• Positive clock-edge triggered, address, data, and con-
trol signal registers for fully pipelined applications
• Interleaved or linear 4-word burst capability
• Individual byte write (BWSa - BWSd) control (may be
tied LOW)
• CEN pin to enable clock and suspend operations
• Three chip enables for simple depth expansion
• JTAG boundary scan (BGA Package Only)
A
Clock Enable (CEN) pin allows operation of the
CY7C1370B/CY7C1372B to be suspended as long as neces-
sary. All synchronous inputs are ignored when CEN is HIGH
and the internal device registers will hold their previous values.
There are three chip enable pins (CE1, CE2, CE3) that allow
the user to deselect the device when desired. If any one of
these three are not active when ADV/LD is LOW, no new mem-
ory operation can be initiated and any burst cycle in progress
is stopped. However, any pending data transfers (read or write)
will be completed. The data bus will be in high-impedance
state two cycles after the chip is deselected or a write cycle is
initiated.
• Availablein119-ballbump BGA and100-pinTQFPpack-
ages
The CY7C1370B and CY7C1372B have an on-chip 2-bit burst
counter. In the burst mode, the CY7C1370B and CY7C1372B
provide four cycles of data for a single address presented to
the SRAM. The order of the burst sequence is defined by the
MODE input pin. The MODE pin selects between linear and
interleaved burst sequence. The ADV/LD signal is used to load
a new external address (ADV/LD=LOW) or increment the in-
ternal burst counter (ADV/LD=HIGH).
Functional Description
The CY7C1370B and CY7C1372B SRAMs are designed to
eliminate dead cycles when transitions from READ to WRITE
or vice versa. These SRAMs are optimized for 100 percent bus
utilization and achieve Zero Bus Latency. They integrate
524,288x36 and 1,048,576x18 SRAM cells, respectively, with
advanced synchronous peripheral circuitry and a 2-bit counter
for internal burst operation. The Synchronous Burst SRAM
family employs high-speed, low-power CMOS designs using
advanced single-layer polysilicon, three-layer metal technolo-
gy. Each memory cell consists of six transistors.
Output enable (OE) and burst sequence select (MODE) are
the asynchronous signals. OE can be used to disable the out-
puts at any given time. ZZ may be tied to LOW if it is not used.
Four pins are used to implement JTAG test capabilities. The
JTAG circuitry is used to serially shift data to and from the
device. JTAG inputs use LVTTL/LVCMOS levels to shift data
during this testing mode of operation.
All synchronous inputs are gated by registers controlled by a
positive-edge-triggered Clock Input (CLK). The synchronous
Logic Block Diagram
D
CLK
Data-In REG.
CE
Q
ADV/LD
A
x
CEN
CE
CONTROL
and WRITE
LOGIC
256KX36/
512KX18
MEMORY
ARRAY
1
CE
CE
2
DQ
x
3
WE
DP
x
CY7C1370 CY7C1372
X = 18:0 X = 19:0
BWS
x
A
X
Mode
X = a, b, c, d X = a, b
DQ
X
X = a, b, c, d X = a, b
X = a, b, c, d X = a, b
DP
X
BWS
X
OE
NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation.
.
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
June 27, 2001
CY7C1370B
CY7C1372B
PRELIMINARY
Selection Guide
200 MHz
166 MHz
3.4
150 MHz
3.8
133 MHz
4.2
Maximum Access Time (ns)
3.0
280
30
Maximum Operating Current (mA)
Com’l
230
190
160
Maximum CMOS Standby Current (mA)
30
30
30
Shaded areas contain advance information.
Pin Configurations
100-Pin TQFP Packages
DPc
DQc
DQc
1
2
3
4
5
6
7
8
NC
NC
NC
DDQ
DPb
1
2
3
4
5
6
7
8
A
NC
NC
78
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
80
79
DQb
DQb
V
V
DDQ
V
V
V
NC
DPa
DQa
DQa
DDQ
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
DDQ
SS
V
V
V
SS
DQc
DQc
SS
SS
NC
NC
DQb
DQb
DQb
DQb
DQb
DQc
DQc
9
DQb
9
V
V
SS
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
V
SS
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
V
SS
SS
V
V
DDQ
DDQ
V
V
DQa
DQa
V
NC
DDQ
DDQ
DQc
DQc
NC
DQb
DQb
DQb
DQb
NC
V
SS
CY7C1370B
(512K x 36)
SS
V
V
DD
NC
DD
CY7C1372B
(1 Mb x 18)
NC
NC
V
V
DD
DD
V
V
SS
SS
NC
DQa
DQa
NC
DQa
DQa
V
DQd
DQb
DQd
DQb
V
V
DDQ
DDQ
V
DDQ
DDQ
V
V
SS
V
SS
V
SS
SS
DQd
DQa
DQa
DQa
DQa
DQb
DQb
DPb
NC
DQa
DQa
NC
NC
V
DQd
DQd
DQd
V
SS
V
V
SS
SS
SS
V
V
DDQ
DQd
DQd
DPd
DDQ
V
V
DDQ
DDQ
DQa
DQa
DPa
NC
NC
NC
NC
NC
NC
2
CY7C1370B
CY7C1372B
PRELIMINARY
Pin Configurations (continued)
119-Ball Bump BGA
CY7C1370B (512K x 36) - 7 x 17 BGA
1
2
3
4
5
6
7
V
A
A
A
A
A
V
DDQ
A
DDQ
NC
NC
CE
A
A
A
ADV/LD
A
A
CE
A
NC
NC
B
C
D
2
3
V
DD
DQc
DQc
DPc
DQc
DQc
DQc
DQc
V
NC
V
DPb
DQb
DQb
DQb
DQb
DQb
SS
SS
SS
SS
SS
SS
V
V
CE
V
V
E
F
1
V
OE
A
V
DDQ
DDQ
DQc
BWSc
BWSb
DQb
G
H
J
DQc
V
WE
DQ
DQb
V
SS
b
SS
V
V
NC
V
NC
V
V
DDQ
DQd
DQd
DD
DD
DD
DDQ
DQa
DQa
DQd
DQd
DQd
DQd
DPd
V
CLK
NC
V
DQa
DQa
DQa
DQa
DPa
K
L
SS
SS
BWSd
BWSa
V
V
CEN
A1
V
V
DDQ
M
N
P
DDQ
SS
SS
DQd
V
V
DQa
SS
SS
DQd
NC
V
A0
V
DQa
NC
SS
SS
A
MODE
A
V
NC
A
A
R
T
DD
NC
64M
TMS
A
32M
NC
NC
V
TDI
TCK
TDO
V
DDQ
U
DDQ
CY7C1372B (1 Mb x 18) - 7 x 17 BGA
1
2
3
4
5
6
7
V
A
A
A
A
A
V
DDQ
A
B
C
D
E
F
DDQ
NC
CE
A
A
A
ADV/LD
A
A
CE
NC
NC
2
3
NC
DQb
NC
V
A
DD
NC
DQb
NC
V
NC
V
DPa
NC
NC
SS
SS
SS
SS
SS
SS
V
V
CE
V
V
DQa
1
V
OE
DQa
V
DDQ
DDQ
DQa
NC
NC
DQb
NC
BWSb
A
V
V
NC
G
H
J
SS
SS
DQb
V
WE
DQa
SS
V
V
NC
V
NC
V
V
DDQ
DDQ
DD
DD
DD
NC
DQb
NC
DQb
NC
DPb
A
V
CLK
NC
V
NC
DQa
NC
DQa
NC
A
DQa
K
L
SS
SS
DQb
V
BWSa
NC
SS
V
V
CEN
A1
V
V
DDQ
M
N
P
R
T
DDQ
SS
SS
DQb
V
V
NC
SS
SS
NC
NC
V
A0
V
DQa
NC
SS
SS
MODE
A
V
NC
A
DD
64M
A
32M
TCK
A
NC
V
TMS
TDI
TDO
NC
V
DDQ
U
DDQ
3
CY7C1370B
CY7C1372B
PRELIMINARY
Pin Definitions
Name
I/O Type
Description
A0
A1
A
Input-
Synchronous
Address Inputs used to select one of the 524,288/1048576 address locations. Sam-
pled at the rising edge of the CLK.
BWSa
BWSb
BWSc
BWSd
Input-
Synchronous
Byte Write Select Inputs, active LOW. Qualified with WE to conduct writes to the
SRAM. Sampled on the rising edge of CLK. BWSa controls DQa and DPa, BWSb
controls DQb and DPb, BWSc controls DQc and DPc, BWSd controls DQd and DPd.
WE
Input-
Synchronous
Write Enable Input, active LOW. Sampled on the rising edge of CLK if CEN is active
LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD
Input-
Synchronous
Advance/Load Input, used to advance the on-chip address counter or load a new
address. When HIGH (and CEN is asserted LOW) the internal burst counter is ad-
vanced. When LOW, a new address can be loaded into the device for an access. After
being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK
CE1
CE2
CE3
OE
Input-Clock
Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified
with CEN. CLK is only recognized if CEN is active LOW.
Input-
Synchronous
Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in con-
junction with CE2 and CE3 to select/deselect the device.
Input-
Synchronous
Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in con-
junction with CE1 and CE3 to select/deselect the device.
Input-
Synchronous
Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in con-
junction with CE1 and CE2 to select/deselect the device.
Input-
Asynchronous
Output Enable, active LOW. Combined with the synchronous logic block inside the
device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to
behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input
data pins. OE is masked during the data portion of a write sequence, during the first
clock when emerging from a deselected state and when the device has been dese-
lected.
CEN
Input-
Synchronous
Clock Enable Input, active LOW. When asserted LOW the clock signal is recognized
by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting
CEN does not deselect the device, CEN can be used to extend the previous cycle
when required.
DQa
DQb
DQc
DQd
I/O-
Synchronous
Bidirectional Data I/O lines. As inputs, they feed into an on-chip data register that is
triggered by the rising edge of CLK. As outputs, they deliver the data contained in the
memory location specified by A[17:0] during the previous clock rise of the read cycle.
The direction of the pins is controlled by OE and the internal control logic. When OE
is asserted LOW, the pins can behave as outputs. When HIGH, DQa–DQd are placed
in a three-state condition. The outputs are automatically three-stated during the data
portion of a write sequence, during the first clock when emerging from a deselected
state, and when the device is deselected, regardless of the state of OE.
DPa
DPb
DPc
DPd
I/O-
Synchronous
Bidirectional Data Parity I/O lines. Functionally, these signals are identical to DQ[31:0].
During write sequences, DPa is controlled by BWSa, DPb is controlled by BWSb, DPc
is controlled by BWSc, and DPd is controlled by BWSd.
MODE
Input
Strap Pin
Mode Input. Selects the burst order of the device. Tied HIGH selects the interleaved
burstorder. Pulled LOWselectsthelinear burstorder. MODEshouldnotchangestates
during operation. When left floating MODE will default HIGH, to an interleaved burst
order.
VDD
Power Supply
Power supply inputs to the core of the device.
Power supply for the I/O circuitry.
VDDQ
I/O Power
Supply
TDO
JTAG serial
output
Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK (BGA
Only).
Synchronous
4
CY7C1370B
CY7C1372B
PRELIMINARY
Pin Definitions
Name
I/O Type
Description
TDI
JTAG serial
input
Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK (BGA Only).
Synchronous
TMS
TCK
Test Mode Select
Synchronous
This pin controls the Test Access Port state machine. Sampled on the rising edge of
TCK (BGA Only).
JTAG serial
clock
Serial clock to the JTAG circuit (BGA Only).
32M
64M
-
No connects. Reserved for address expansion.
VSS
NC
Ground
-
Ground for the device. Should be connected to ground of the system.
No connects. Reserved for address expansion to 512K depths.
5
CY7C1370B
CY7C1372B
PRELIMINARY
sequence, and will wrap-around when incremented sufficient-
ly. A HIGH input on ADV/LD will increment the internal burst
counter regardless of the state of chip enables inputs or WE.
WE is latched at the beginning of a burst cycle. Therefore, the
type of access (Read or Write) is maintained throughout the
burst sequence.
Introduction
Functional Overview
The CY7C1370B/CY7C1372B are synchronous-pipelined
Burst NoBL™ SRAMs designed specifically to eliminate wait
states during Write/Read transitions. All synchronous inputs
pass through input registers controlled by the rising edge of
the clock. The clock signal is qualified with the Clock Enable
input signal (CEN). If CEN is HIGH, the clock signal is not
recognized and all internal states are maintained. All synchro-
nous operations are qualified with CEN. All data outputs pass
through output registers controlled by the rising edge of the
clock. Maximum access delay from the clock rise (tCO) is
3.8 ns (150-MHz device).
Single Write Accesses
Write access are initiated when the following conditions are
satisfied at clock rise: (1) CEN is asserted LOW, (2) CE1, CE2,
and CE3 are ALL asserted active, and (3) the write signal WE
is asserted LOW. The address presented to Ax is loaded into
the Address Register. The write signals are latched into the
Control Logic block.
On the subsequent clock rise the data lines are automatically
three-stated regardless of the state of the OE input signal. This
allows the external logic to present the data on DQ and DQP
(DQa,b,c,d/DPa,b,c,d for CY7C1370B and DQa,b/DPa,b for
CY7C1372B). In addition, the address for the subsequent ac-
cess (Read/Write/Deselect) is latched into the Address Regis-
ter (provided the appropriate control signals are asserted).
Accesses can be initiated by asserting all three Chip Enables
(CE1, CE2, CE3) active at the rising edge of the clock. If Clock
Enable (CEN) is active LOW and ADV/LD is asserted LOW, the
address presented to the device will be latched. The access
can either be a read or write operation, depending on the sta-
tus of the Write Enable (WE). BWS[d:a] can be used to conduct
byte write operations.
On the next clock rise the data presented to DQ and DP
Write operations are qualified by the Write Enable (WE). All
writes are simplified with on-chip synchronous self-timed write
circuitry.
(DQa,b,c,d/DPa,b,c,d for CY7C1370B
&
DQa,b/DPa,b for
CY7C1372B) (or a subset for byte write operations, see Write
Cycle Description table for details) inputs is latched into the
device and the write is complete.
Three synchronous Chip Enables (CE1, CE2, CE3) and an
asynchronous Output Enable (OE) simplify depth expansion.
All operations (Reads, Writes, and Deselects) are pipelined.
ADV/LD should be driven LOW once the device has been de-
selected in order to load a new address for the next operation.
The data written during the Write operation is controlled by
BWS (BWSa,b,c,d for CY7C1370B & BWSa,b for CY7C1372B)
signals. The CY7C1370B/CY7C1372B provides byte write ca-
pability that is described in the Write Cycle Description table.
Asserting the Write Enable input (WE) with the selected Byte
Write Select (BWS) input will selectively write to only the de-
sired bytes. Bytes not selected during a byte write operation
will remain unaltered. A Synchronous self-timed write mecha-
nism has been provided to simplify the write operations. Byte
write capability has been included in order to greatly simplify
Read/Modify/Write sequences, which can be reduced to sim-
ple byte write operations.
Single Read Accesses
A read access is initiated when the following conditions are
satisfied at clock rise: (1) CEN is asserted LOW, (2) CE1, CE2,
and CE3 are ALL asserted active, (3) the Write Enable input
signal WE is deasserted HIGH, and (4) ADV/LD is asserted
LOW. The address presented to the address inputs is latched
into the Address Register and presented to the memory core
and control logic. The control logic determines that a read ac-
cess is in progress and allows the requested data to propagate
to the input of the output register. At the rising edge of the next
clock the requested data is allowed to propagate through the
output register and onto the data bus within 3.8 ns (150-MHz
device) provided OE is active LOW. After the first clock of the
read access the output buffers are controlled by OE and the
internal control logic. OE must be driven LOW in order for the
device to drive out the requested data. During the second
clock, a subsequent operation (Read/Write/Deselect) can be
initiated. Deselecting the device is also pipelined. Therefore,
when the SRAM is deselected at clock rise by one of the chip
enable signals, its output will three-state following the next
clock rise.
Because the CY7C1370B/CY7C1372B is a common I/O de-
vice, data should not be driven into the device while the out-
puts are active. The Output Enable (OE) can be deasserted
HIGH before presenting data to the DQ and DP
(DQa,b,c,d/DPa,b,c,d for CY7C1370B
&
DQa,b/DPa,b for
CY7C1372B) inputs. Doing so will three-state the output driv-
ers. As a safety precaution, DQ and DP (DQa,b,c,d/DPa,b,c,d for
CY7C1370B & DQa,b/DPa,b for CY7C1372B) are automatical-
ly three-stated during the data portion of a write cycle, regard-
less of the state of OE.
Burst Write Accesses
The CY7C1370B/CY7C1372B has an on-chip burst counter
that allows the user the ability to supply a single address and
conduct up to four WRITE operations without reasserting the
address inputs. ADV/LD must be driven LOW in order to load
the initial address, as described in the Single Write Access
section above. When ADV/LD is driven HIGH on the subse-
quent clock rise, the chip enables (CE1, CE2, and CE3) and
WE inputs are ignored and the burst counter is incremented.
The correct BWS (BWSa,b,c,d for CY7C1370B & BWSa,b for
CY7C1372B) inputs must be driven in each cycle of the burst
write in order to write the correct bytes of data.
Burst Read Accesses
The CY7C1370B/CY7C1372B have an on-chip burst counter
that allows the user the ability to supply a single address and
conduct up to four Reads without reasserting the address in-
puts. ADV/LD must be driven LOW in order to load a new ad-
dress into the SRAM, as described in the Single Read Access
section above. The sequence of the burst counter is deter-
mined by the MODE input signal. A LOW input on MODE se-
lects a linear burst mode, a HIGH selects an interleaved burst
sequence. Both burst counters use A0 and A1 in the burst
6
CY7C1370B
CY7C1372B
PRELIMINARY
Cycle Description Truth Table [1, 2, 3, 4, 5, 6]
ADV/
LD/
Address
Used
Operation
CE
CEN
WE
BWSx
CLK
L-H
Comments
Deselected
External
1
0
L
X
X
I/Os three-state following next
recognized clock.
Suspend
-
X
1
X
X
X
L-H
Clock ignored, all operations
suspended.
Begin Read
Begin Write
External
External
0
0
0
0
0
0
1
0
X
L-H
L-H
Address latched.
Valid
Address latched, data presented
two valid clocks later.
Burst Read
Operation
Internal
X
0
1
X
X
L-H
Burst Read operation. Previous ac-
cess was a Read operation. Ad-
dresses incremented internally in
conjunction with the state of Mode.
Burst Write
Operation
Internal
X
0
1
X
Valid
L-H
Burst Write operation. Previous ac-
cess was a Write operation. Ad-
dresses incremented internally in
conjunction with the state of
MODE. Bytes written are deter-
mined by BWS[d:a]
.
Interleaved Burst Sequence
Linear Burst Sequence
First
Address
Second
Address
Third
Address
Fourth
Address
First
Address
Second
Address
Third
Address
Fourth
Address
A[1:0]
A[1:0]
A[1:0]
A[1:0]
A[1:0]
A[1:0]
A[1:0]
A[1:0]
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
Notes:
1. X = “Don't Care,” 1 = Logic HIGH, 0 = Logic LOW, CE stands for ALL Chip Enables active. BWS = 0 signifies at least one Byte Write Select is active,
x
BWS = Valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
x
2. Write is defined by WE and BWS . See Write Cycle Description table for details.
x
3. The DQ and DP pins are controlled by the current cycle and the OE signal.
4. CEN = 1 inserts wait states.
5. Device will power-up deselected and the I/Os in a three-state condition, regardless of OE.
6. OE assumed LOW.
7
CY7C1370B
CY7C1372B
PRELIMINARY
Write Cycle Description[1]
Function (CY7C1370B)
WE
1
BWSd
BWSc
BWSb
BWSa
Read
X
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
X
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
X
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
X
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
Write - No bytes written
Write Byte 0 - (DQa and DPa)
Write Byte 1 - (DQb and DPb)
Write Bytes 1, 0
0
0
0
0
Write Byte 2 - (DQc and DPc)
Write Bytes 2, 0
0
0
Write Bytes 2, 1
0
Write Bytes 2, 1, 0
Write Byte 3 - (DQd and DPd)
Write Bytes 3, 0
0
0
0
Write Bytes 3, 1
0
Write Bytes 3, 1, 0
Write Bytes 3, 2
0
0
Write Bytes 3, 2, 0
Write Bytes 3, 2, 1
Write All Bytes
0
0
0
Function (CY7C1372B)
WE
BWSb
BWSa
Read
1
0
0
0
0
x
1
1
0
0
x
1
0
1
0
Write - No Bytes Written
Write Byte 0 - (DQa and DPa)
Write Byte 1 - (DQb and DPb)
Write Both Bytes
8
CY7C1370B
CY7C1372B
PRELIMINARY
instruction registers. Data is serially loaded into the TDI pin on
the rising edge of TCK. Data is output on the TDO pin on the
falling edge of TCK.
IEEE 1149.1 Serial Boundary Scan (JTAG)
The CY7C1370B/CY7C1372B incorporates a serial boundary
scan Test Access Port (TAP) in the BGA package only. The
TQFP package does not offer this functionality. This port oper-
ates in accordance with IEEE Standard 1149.1-1900, but does
not have the set of functions required for full 1149.1 compli-
ance. These functions from the IEEE specification are exclud-
ed because their inclusion places an added delay in the critical
speed path of the SRAM. Note that the TAP controller func-
tions in a manner that does not conflict with the operation of
other devices using 1149.1 fully compliant TAPs. The TAP op-
erates using JEDEC standard 3.3V I/O logic levels.
Instruction Register
Three-bit instructions can be serially loaded into the instruc-
tion register. This register is loaded when it is placed between
the TDI and TDO pins as shown in the TAP Controller Block
Diagram. Upon power-up, the instruction register is loaded
with the IDCODE instruction. It is also loaded with the IDCODE
instruction if the controller is placed in a reset state as de-
scribed in the previous section.
When the TAP controller is in the CaptureIR state, the two least
significant bits are loaded with a binary “01” pattern to allow
for fault isolation of the board level serial test path.
Disabling the JTAG Feature
It is possible to operate the SRAM without using the JTAG
feature. To disable the TAP controller, TCK must be tied LOW
(VSS) to prevent clocking of the device. TDI and TMS are inter-
nally pulled up and may be unconnected. They may alternately
be connected to VDD through a pull-up resistor. TDO should
be left unconnected. Upon power-up, the device will come up
in a reset state which will not interfere with the operation of the
device.
Bypass Register
To save time when serially shifting data through registers, it is
sometimes advantageous to skip certain states. The bypass
register is a single-bit register that can be placed between TDI
and TDO pins. This allows data to be shifted through the
SRAM with minimal delay. The bypass register is set LOW
(VSS) when the BYPASS instruction is executed.
Test Access Port (TAP) - Test Clock
Boundary Scan Register
The test clock is used only with the TAP controller. All inputs
are captured on the rising edge of TCK. All outputs are driven
from the falling edge of TCK.
The boundary scan register is connected to all the input and
output pins on the SRAM. Several no connect (NC) pins are
also included in the scan register to reserve pins for higher
density devices. The x36 configuration has a 69-bit-long reg-
ister, and the x18 configuration has a 69-bit-long register.
Test Mode Select
The TMS input is used to give commands to the TAP controller
and is sampled on the rising edge of TCK. It is allowable to
leave this pin unconnected if the TAP is not used. The pin is
pulled up internally, resulting in a logic HIGH level.
The boundary scan register is loaded with the contents of the
RAM Input and Output ring when the TAP controller is in the
Capture-DR state and is then placed between the TDI and
TDO pins when the controller is moved to the Shift-DR state.
The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instruc-
tions can be used to capture the contents of the Input and
Output ring.
Test Data-In (TDI)
The TDI pin is used to serially input information into the regis-
ters and can be connected to the input of any of the registers.
The register between TDI and TDO is chosen by the instruc-
tion that is loaded into the TAP instruction register. For infor-
mation on loading the instruction register, see the TAP Control-
ler State Diagram. TDI is internally pulled up and can be
unconnected if the TAP is unused in an application. TDI is con-
nected to the Most Significant Bit (MSB) on any register.
The Boundary Scan Order tables show the order in which the
bits are connected. Each bit corresponds to one of the bumps
on the SRAM package. The MSB of the register is connected
to TDI, and the LSB is connected to TDO.
Identification (ID) Register
The ID register is loaded with a vendor-specific, 32-bit code
during the Capture-DR state when the IDCODE command is
loaded in the instruction register. The IDCODE is hardwired
into the SRAM and can be shifted out when the TAP controller
is in the Shift-DR state. The ID register has a vendor code and
other information described in the Identification Register Defi-
nitions table.
Test Data Out (TDO)
The TDO output pin is used to serially clock data-out from the
registers. The output is active depending upon the current
state of the TAP state machine (see TAP Controller State Dia-
gram). The output changes on the falling edge of TCK. TDO is
connected to the Least Significant Bit (LSB) of any register.
Performing a TAP Reset
TAP Instruction Set
A Reset is performed by forcing TMS HIGH (VDD) for five rising
edges of TCK. This RESET does not affect the operation of the
SRAM and may be performed while the SRAM is operating. At
power-up, the TAP is reset internally to ensure that TDO
comes up in a High-Z state.
Eight different instructions are possible with the three-bit in-
struction register. All combinations are listed in the Instruction
Code table. Three of these instructions are listed as RE-
SERVED and should not be used. The other five instructions
are described in detail below.
TAP Registers
The TAP controller used in this SRAM is not fully compliant to
the 1149.1 convention because some of the mandatory 1149.1
instructions are not fully implemented. The TAP controller can-
not be used to load address, data, or control signals into the
SRAM and cannot preload the Input or Output buffers. The
Registers are connected between the TDI and TDO pins and
allow data to be scanned into and out of the SRAM test circuit-
ry. Only one register can be selected at a time through the
9
CY7C1370B
CY7C1372B
PRELIMINARY
SRAM does not implement the 1149.1 commands EXTEST or
INTEST or the PRELOAD portion of SAMPLE / PRELOAD;
rather it performs a capture of the Inputs and Output ring when
these instructions are executed.
When the SAMPLE / PRELOAD instructions are loaded into
the instruction register and the TAP controller is in the Capture-
DR state, a snapshot of data on the inputs and output pins is
captured in the boundary scan register.
Instructions are loaded into the TAP controller during the Shift-
IR state when the instruction register is placed between TDI
and TDO. During this state, instructions are shifted through the
instruction register through the TDI and TDO pins. To execute
the instruction once it is shifted in, the TAP controller needs to
be moved into the Update-IR state.
The user must be aware that the TAP controller clock can only
operate at a frequency up to 10 MHz, while the SRAM clock
operates more than an order of magnitude faster. Because
there is a large difference in the clock frequencies, it is possible
that during the Capture-DR state, an input or output will under-
go a transition. The TAP may then try to capture a signal while
in transition (metastable state). This will not harm the device,
but there is no guarantee as to the value that will be captured.
Repeatable results may not be possible.
EXTEST
EXTEST is a mandatory 1149.1 instruction which is to be ex-
ecuted whenever the instruction register is loaded with all 0s.
EXTEST is not implemented in the TAP controller, and there-
fore this device is not compliant to the 1149.1 standard.
To guarantee that the boundary scan register will capture the
correct value of a signal, the SRAM signal must be stabilized
long enough to meet the TAP controller's capture set-up plus
hold times (tCS and tCH). The SRAM clock input might not be
captured correctly if there is no way in a design to stop (or
slow) the clock during a SAMPLE / PRELOAD instruction. If
this is an issue, it is still possible to capture all other signals
and simply ignore the value of the CK and CK# captured in the
boundary scan register.
The TAP controller does recognize an all-0 instruction. When
an EXTEST instruction is loaded into the instruction register,
the SRAM responds as if a SAMPLE / PRELOAD instruction
has been loaded. There is one difference between the two
instructions. Unlike the SAMPLE / PRELOAD instruction,
EXTEST places the SRAM outputs in a High-Z state.
Once the data is captured, it is possible to shift out the data by
putting the TAP into the Shift-DR state. This places the bound-
ary scan register between the TDI and TDO pins.
IDCODE
The IDCODE instruction causes a vendor-specific, 32-bit code
to be loaded into the instruction register. It also places the
instruction register between the TDI and TDO pins and allows
the IDCODE to be shifted out of the device when the TAP con-
troller enters the Shift-DR state. The IDCODE instruction is
loaded into the instruction register upon power-up or whenever
the TAP controller is given a test logic reset state.
Note that since the PRELOAD part of the command is not
implemented, putting the TAP into the Update to the Update-
DR state while performing a SAMPLE / PRELOAD instruction
will have the same effect as the Pause-DR command.
Bypass
When the BYPASS instruction is loaded in the instruction reg-
ister and the TAP is placed in a Shift-DR state, the bypass
register is placed between the TDI and TDO pins. The advan-
tage of the BYPASS instruction is that it shortens the boundary
scan path when multiple devices are connected together on a
board.
SAMPLE Z
The SAMPLE Z instruction causes the boundary scan register
to be connected between the TDI and TDO pins when the TAP
controller is in a Shift-DR state. It also places all SRAM outputs
into a High-Z state.
SAMPLE / PRELOAD
Reserved
SAMPLE / PRELOAD is a 1149.1 mandatory instruction. The
PRELOAD portion of this instruction is not implemented, so
the TAP controller is not fully 1149.1 compliant.
These instructions are not implemented but are reserved for
future use. Do not use these instructions.
10
CY7C1370B
CY7C1372B
PRELIMINARY
TAP Controller State Diagram
TEST-LOGIC
1
RESET
1
1
1
TEST-LOGIC/
IDLE
SELECT
DR-SCAN
SELECT
IR-SCAN
0
0
CAPTURE-DR
0
1
1
CAPTURE-DR
0
0
SHIFT-DR
0
SHIFT-IR
0
1
1
EXIT1-DR
0
1
EXIT1-IR
0
1
0
0
PAUSE-DR
1
PAUSE-IR
1
0
0
EXIT2-DR
1
EXIT2-IR
1
UPDATE-DR
UPDATE-IR
1
1
0
0
Note: The 0/1 next to each state represents the value at TMS at the rising edge of TCK.
11
CY7C1370B
CY7C1372B
PRELIMINARY
TAP Controller Block Diagram
0
Bypass Register
Selection
Circuitry
Selection
Circuitry
2
1
0
TDO
TDI
Instruction Register
29
Identification Register
31 30
.
.
2
1
1
0
0
.
.
.
.
.
2
Boundary Scan Register
TCK
TMS
TAP Controller
TAP Electrical Characteristics Over the Operating Range[7, 8]
Parameter
VOH1
VOH2
VOL1
Description
Test Conditions
Min.
2.1
Max.
Unit
V
Output HIGH Voltage
Output HIGH Voltage
Output LOW Voltage
Output LOW Voltage
Input HIGH Voltage
Input LOW Voltage
Input Load Current
IOH = −2.0 mA
IOH = −100 µA
IOL = 2.0 mA
IOL = 100 µA
2.0
V
0.7
0.2
V
VOL2
V
VIH
2.0
−0.3
−5
V
DD+0.3
V
VIL
0.7
V
IX
GND ≤ VI ≤ VDDQ
5
µA
Notes:
7. All Voltage referenced to Ground
8. Overshoot: VIH(AC)<VDD+1.5V for t<tTCYC/2. Undershoot: VIL(AC)<0.5V for t<tTCYC/2. Power-up: VIH<2.6V and VDD<2.4V and VDDQ<1.4V for t<200 ms.
12
CY7C1370B
CY7C1372B
PRELIMINARY
TAP AC Switching Characteristics Over the Operating Range[9, 10]
Parameter
tTCYC
tTF
Description
Min.
Max.
Unit
ns
TCK Clock Cycle Time
TCK Clock Frequency
TCK Clock HIGH
100
10
MHz
ns
tTH
40
40
tTL
TCK Clock LOW
ns
Set-up Times
tTMSS
tTDIS
TMS Set-up to TCK Clock Rise
TDI Set-up to TCK Clock Rise
Capture Set-up to TCK Rise
10
10
10
ns
ns
ns
tCS
Hold Times
tTMSH
tTDIH
TMS Hold after TCK Clock Rise
TDI Hold after Clock Rise
10
10
10
ns
ns
ns
tCH
Capture Hold after clock rise
Output Times
tTDOV
TCK Clock LOW to TDO Valid
TCK Clock LOW to TDO Invalid
20
ns
ns
tTDOX
0
Notes:
9. tCS and tCH refer to the set-up and hold time requirements of latching data from the boundary scan register.
10. Test conditions are specified using the load in TAP AC test conditions. tR/tF = 1 ns.
13
CY7C1370B
CY7C1372B
PRELIMINARY
TAP Timing and Test Conditions
1.25V
50Ω
ALL INPUT PULSES
1.25V
TDO
2.5V
Z =50Ω
0
C = 20 pF
L
0V
GND
(a)
tTL
tTH
Test Clock
TCK
tTCYC
tTMSS
tTMSH
Test Mode Select
TMS
tTDIS
tTDIH
Test Data-In
TDI
Test Data-Out
TDO
tTDOX
tTDOV
14
CY7C1370B
CY7C1372B
PRELIMINARY
Identification Register Definitions
Instruction Field
512K x 36
1M x 18
Description
Revision Number
(31:28)
xxxx
xxxx
Reserved for version number.
Defines depth of SRAM. 512K or 1M
Defines with of the SRAM. x36 or x18
Reserved for future use.
Device Depth
(27:23)
00111
01000
00011
Device Width
(22:18)
00100
Cypress Device ID
(17:12)
xxxxx
xxxxx
Cypress JEDEC ID
(11:1)
00011100100
00011100100
Allows unique identification of SRAM
vendor.
Scan Register sizes
Register Name
Instruction
Bit Size (x18)
Bit Size (x36)
3
1
3
1
Bypass
ID
32
70
32
51
Boundary Scan
Identification Codes
Instruction
Code
Description
EXTEST
000
Captures the Input/Output ring contents. Places the boundary scan register
between the TDI and TDO. Forces all SRAM outputs to High-Z state. This
instruction is not 1149.1 compliant.
IDCODE
001
010
Loads the ID register with the vendor ID code and places the register be-
tween TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z
Captures the Input/Output contents. Places the boundary scan register be-
tween TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED
011
100
Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD
Captures the Input/Output ring contents. Places the boundary scan register
between TDI and TDO. Does not affect the SRAM operation. This instruction
does not implement 1149.1 preload function and is therefore not 1149.1
compliant.
RESERVED
RESERVED
BYPASS
101
110
111
Do Not Use: This instruction is reserved for future use.
Do Not Use: This instruction is reserved for future use.
Places the bypass register between TDI and TDO. This operation does not
affect SRAM operation.
15
CY7C1370B
CY7C1372B
PRELIMINARY
Boundary Scan Order (512K x 36)
Boundary Scan Order (1 Mb x 18)
Signal
Name
Bump
ID
Signal
Name
Bump
ID
Signal
Name
Bump
ID
Signal
Name
Bump
ID
Bit #
Bit #
36
Bit #
Bit #
36
1
A
2R
CE3
6B
1
A
2R
DQb
2E
2
A
3T
4T
5T
6R
3B
5B
6P
7N
6M
7L
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
BWSa
BWSb
BWSc
BWSd
CE2
CE1
A
5L
2
A
2T
3T
5T
6R
3B
5B
7P
6N
6L
7K
7T
6H
7G
6F
7E
6D
6T
6A
5A
4G
4A
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
DQb
DQb
SN
2G
1H
5R
2K
1L
3
A
5G
3G
3L
3
A
4
A
4
A
5
A
5
A
DQb
DQb
DQb
DQb
DPb
MODE
A
6
A
2B
4E
3A
2A
2D
1E
2F
1G
1D
1D
2E
2G
1H
5R
2K
1L
6
A
7
A
7
A
2M
1N
2P
3R
2C
3C
5C
6C
4N
4P
8
DPa
DQa
DQa
DQa
DQa
DQa
DQa
DQa
DQa
NC
DQb
DQb
DQb
DQb
DQb
DQb
DQb
DQb
DPb
A
8
DQa
DQa
DQa
DQa
NC
DQa
DQa
DQa
DQa
DPa
A
9
A
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
DPc
DQc
DQc
DQc
DQc
DQc
DQc
DQc
DQc
SN
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
6K
7P
6N
6L
A
A
A
A1
7K
7T
6H
7G
6F
7E
6D
7H
6G
6E
7D
6A
5A
4G
4A
A0
A
DQd
DQd
DQd
DQd
DQd
DQd
DQd
DQd
DPd
MODE
A
A
A
2M
1N
2P
1K
2L
A
ADV/LD 4B
OE
4F
4M
4H
4K
6B
5L
CEN
WE
2N
1P
3R
2C
3C
5C
6C
4N
4P
CLK
CE3
BWSa
BWSb
CE2
CE1
A
A
A
A
3G
2B
4E
3A
2A
1D
ADV/LD 4B
A
OE#
CEN#
WE#
CLK
4F
4M
4H
4K
A
A
A1
A
A0
DQb
16
CY7C1370B
CY7C1372B
PRELIMINARY
Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)
Maximum Ratings
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Latch-Up Current >200 mA
Storage Temperature –65°C to +150°C
Operating Range
Ambient Temperature with
Power Applied–55°C to +125°C
Ambient
Range Temperature[11]
VDD
VDDQ
Supply Voltage on VDD Relative to GND–0.5V to +3.6V
Com’l
0°C to +70°C
3.3V + 10%/ 2.5 – 5% – VDD
–5%
DC Voltage Applied to Outputs
in High Z State[12]–0.5V to VDDQ + 0.5V
DC Input Voltage[12]–0.5V to VDDQ + 0.5V
Current into Outputs (LOW)20 mA
Electrical Characteristics Over the Operating Range
Parameter
VDD
Description
Test Conditions
Min.
3.135
2.375
1.7
Max.
3.465
VDD
Unit
V
Power Supply Voltage
I/O Supply Voltage
Output HIGH Voltage
VDDQ
VOH
3.3 V I/O
V
VDD = Min., IOH = –1.0 mA
VDD = Min., IOH = –1.0 mA
2.5V
3.3V
V
2.0
V
VOL
VIH
VIL
IX
Output LOW Voltage
Input HIGH Voltage
Input LOW Voltage
Input Load Current
Input Current of MODE
VDD = Min., IOL = 1.0 mA, either VDDQ
0.4
V
1.8 VDD + 0.3V
V
–0.5
0.8
5
V
GND < VI < VDDQ
mA
mA
mA
30
5
IOZ
IDD
Output Leakage
Current
GND < VI < VDDQ, Output Disabled
VDD Operating Supply VDD = Max., IOUT = 0 mA,
f = fMAX = 1/tCYC
6.0-ns cycle, 200 MHz
280
mA
6.0-ns cycle, 166 MHz
6.7-ns cycle, 150 MHz
7.5-ns cycle, 133 MHz
6.0-ns cycle, 200 MHz
6.0-ns cycle, 166 MHz
6.7-ns cycle, 150 MHz
7.5-ns cycle, 133 MHz
230
190
160
100
80
mA
mA
mA
mA
mA
mA
mA
mA
ISB1
Automatic CE
Power-Down
Current—TTL Inputs
Max. VDD, Device Deselected,
VIN > VIH or VIN < VIL
f = fMAX = 1/tCYC
50
35
ISB2
Automatic CE
Power-Down
Max. VDD, Device Deselected, VIN All speed grades
< 0.3V or VIN > VDDQ – 0.3V,
30
Current—CMOS Inputs f = 0
ISB3
Automatic CE
Power-Down
Current—CMOS Inputs f = fMAX = 1/tCYC
Max. VDD, Device Deselected, or 6.0-ns cycle, 200 MHz
90
70
40
25
50
mA
mA
mA
mA
mA
VIN < 0.3V or VIN > VDDQ – 0.3V
6.0-ns cycle, 166 MHz
6.7-ns cycle, 150 MHz
7.5-ns cycle, 133 MHz
All Speeds
ISB4
Automatic CS
Power-Down
Max. VDD, Device Deselected,
VIN > VIH or VIN < VIL, f = 0
Current—TTL Inputs
Shaded areas contain advance information.
Notes:
11. TA is the case temperature.
12. Minimum voltage equals -2.0V for pulse durations of less than 20 ns.
13. The load used for VOH and VOL testing is shown in figure (b) of the A/C test conditions.
17
CY7C1370B
CY7C1372B
PRELIMINARY
Capacitance[14]
Parameter
Description
Test Conditions
Max.
Unit
pF
CIN
Input Capacitance
TA = 25°C, f = 1 MHz,
VDD = VDDQ = 3.3V
3
3
3
CCLK
CI/O
Clock Input Capacitance
Input/Output Capacitance
pF
pF
AC Test Loads and Waveforms
R=317Ω
[15]
3.3V
ALL INPUT PULSES
90%
OUTPUT
V
OUTPUT
90%
10%
CC
Z =50Ω
0
10%
R =50Ω
L
GND
5 pF
R=351Ω
< 1 V/ns
<1 V/ns
V = 1.5V
L
INCLUDING
JIG AND
SCOPE
(c)
(a)
(b)
Thermal Resistance[14]
Description
Test Conditions
Symbol
TQFP Typ.
Unit
Thermal Resistance
(Junction to Ambient)
Still Air, soldered on a 4.25 x 1.125 inch, 4-layer
printed circuit board
QJA
25
°C/W
Thermal Resistance
(Junction to Case)
QJC
9
°C/W
Notes:
14. Tested initially and after any design or process change that may affect these parameters.
15. Input waveform should have a slew rate of > 1 V/ns.
18
CY7C1370B
CY7C1372B
PRELIMINARY
Switching Characteristics Over the Operating Range[16]
-200
-166
-150
Max.
-133
Parameter
Clock
tCYC
Description
Min. Max. Min. Max.
Min.
Min.
Max. Unit
Clock Cycle Time
5
6.0
166
2.4
2.4
6.7
7.5
ns
FMAX
tCH
Maximum Operating Frequency
Clock HIGH
200
2.0
2.0
150
133
MHz
ns
2.6
2.6
3.0
3.0
tCL
Clock LOW
ns
Output Times
tCO
Data Output Valid After CLK Rise
OE LOW to Output Valid[14, 17, 19]
Data Output Hold After CLK Rise
Clock to High-Z[14, 16, 17, 18, 19]
Clock to Low-Z[14, 16, 17, 18, 19]
OE HIGH to Output High-Z[16, 17, 19]
OE LOW to Output Low-Z[16, 17, 19]
3.0
3.0
3.4
3.4
3.8
3.8
4.2
4.2
ns
ns
ns
ns
ns
ns
ns
tEOV
tDOH
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
tCHZ
3.0
3.0
3.0
3.0
3.0
3.0
3.5
3.5
tCLZ
tEOHZ
tEOLZ
Set-Up Times
tAS
0
0
0
0
Address Set-Up Before CLK Rise
Data Input Set-Up Before CLK Rise
CEN Set-Up Before CLK Rise
WE, BWSx Set-Up Before CLK Rise
ADV/LD Set-Up Before CLK Rise
Chip Select Set-Up
1.4
1.4
1.4
1.4
1.4
1.4
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
ns
ns
ns
ns
ns
ns
tDS
tCENS
tWES
tALS
tCES
Hold Times
tAH
Address Hold After CLK Rise
Data Input Hold After CLK Rise
CEN Hold After CLK Rise
0.4
0.4
0.4
0.4
0.4
0.4
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
ns
ns
ns
ns
ns
ns
tDH
tCENH
tWEH
WE, BWx Hold After CLK Rise
ADV/LD Hold after CLK Rise
Chip Select Hold After CLK Rise
tALH
tCEH
Shaded areas contain advance information.
Notes:
16. Unless otherwise noted, test conditions assume signal transition time of 2.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0 to 2.5V, and
output loading of the specified IOL/IOH and load capacitance. Shown in (a), (b) and (c) of AC test loads.
17. tCHZ, tCLZ, tOEV, tEOLZ, and tEOHZ are specified with AC test conditions shown in part (a) of AC Test Loads. Transition is measured ± 200 mV from steady-state
voltage.
18. At any given voltage and temperature, tEOHZ is less than tEOLZ and tCHZ is less than tCLZ to eliminate bus contention between SRAMs when sharing the same
data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed
to achieve High-Z prior to Low-Z under the same system conditions.
19. This parameter is sampled and not 100% tested.
19
CY7C1370B
CY7C1372B
PRELIMINARY
Switching Waveforms
READ/WRITE/DESELECT Sequence
CLK
CEN
tCENH
tCENS
tCL
tCH
tCYC
tAH
tAS
CEN HIGH blocks
all synchronous inputs
WA2
WA5
RA1
RA3
RA4
RA6
ADDRESS
RA7
WE &
BWSx
tWS
tWH
tCEH
tCES
CE
tDH
tDS
tCHZ
tCHZ
tDOH
tCLZ
tDOH
Q1
Out
D2
In
Data
In/Out
Q4
Out
D5
In
Q3
Out
Q6
Out
Q7
Out
Device
originally
tCO
deselected
The combination of WE & BWSx (x = a, b, c, d for CY7C1370V25A & x = a, b for CY7C1372V25A) define a write cycle
(see Write Cycle Description table) CE is the combination of CE1, CE2, and CE3. All chip enables need to be active
in order to select the device. Any chip enable can deselect the device. RAx stands for Read Address X, WAx
Write Address X, Dx stands for Data-in for location X, Qx stands for Data-out for location X. ADV/LD held LOW.
OE held LOW.
= UNDEFINED
= DON’T CARE
20
CY7C1370B
CY7C1372B
PRELIMINARY
Switching Waveforms (continued)
Burst Sequences
CLK
tCYC
tALH
tALS
tCL
tCH
ADV/LD
tAH
tAS
RA1
WA2
ADDRESS
WE
RA3
tWS
tWH
tWS
tWH
BWSx
tCES
tCEH
CE
tCLZ
tCHZ
tDH
tDOH
tCLZ
Q3
Data
In/Out
Q1
Q1+2
Out
Q1+3
Out
D2
In
D2+2
In
D2+3
Q1+1
Out
D2+1
In
Out
Out
In
Device
originally
deselected
tCO
tCO
tDS
The combination of WE & BWSx(x = a, b c, d) define a write cycle (see Write Cycle Description table).
CE is the combination of CE1, CE2, and CE3. All chip enables need to be active in order to select
the device. Any chip enable can deselect the device. RAx stands for Read Address X, WA stands for
Write Address X, Dx stands for Data-in for location X, Qx stands for Data-out for location X. CEN held
LOW. During burst writes, byte writes can be conducted by asserting the appropriate BWSx input signals.
Burst order determined by the state of the MODE input. CEN held LOW. OE held LOW.
= UNDEFINED
= DON’T CARE
21
CY7C1370B
CY7C1372B
PRELIMINARY
Switching Waveforms (continued)
OE Timing
OE
tEOV
tEOHZ
Three-State
tEOLZ
I/Os
Ordering Information
Speed
(MHz)
Package
Name
Operating
Range
Ordering Code
Package Type
200
CY7C1370B-200AC/
CY7C1372B-200AC
A101
BG119
A101
100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack
Commercial
CY7C1370B-200BGC/
CY7C1372B-200BGC
119-Lead BGA (14 x 22 x 2.4 mm)
167
150
133
CY7C1370B-166AC/
CY7C1372B-166AC
100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack
119-Lead BGA (14 x 22 x 2.4 mm)
CY7C1370B-166BGC/
CY7C1372B-166BGC
BG119
A101
CY7C1370B-150AC/
CY7C1372B-150AC
100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack
119-Lead BGA (14 x 22 x 2.4 mm)
CY7C1370B-150BGC/
CY7C1372B-150BGC
BG119
A101
CY7C1370B-133AC/
CY7C1372B-133AC
100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack
119-Lead BGA (14 x 22 x 2.4 mm)
CY7C1370B-133BGC/
CY7C1372B-133BGC
BG119
Shaded areas contain advance information.
Document #: 38-01070-*A
22
CY7C1370B
CY7C1372B
PRELIMINARY
Package Diagrams
100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101
51-85050-A
23
CY7C1370B
CY7C1372B
PRELIMINARY
Package Diagrams (continued)
119-Lead BGA (14 x 22 x 2.4 mm) BG119
51-85115
Revision History
Document Title: CY7C1370B/CY7C1372B
Document Number: 38-01070
ORIG. OF
CHANGE
REV.
**
ECN NO.
ISSUE DATE
9/30/2000
4/19/01
DESCRIPTION OF CHANGE
1. New Data Sheet
MPR
PKS
*A
3710
1.Vih Changed to 1.8V
2.Vil Changed to 0.8V
3. Icc values changed
© Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize
its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress
Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.
CY7C1370B-166AC 相关器件
型号 | 制造商 | 描述 | 价格 | 文档 |
CY7C1370B-166BGC | ETC | x36 Fast Synchronous SRAM | 获取价格 | |
CY7C1370B-167AC | CYPRESS | 512K 】 36/1M 】 18 Pipelined SRAM with NoBL Architecture | 获取价格 | |
CY7C1370B-167AI | CYPRESS | 512K 】 36/1M 】 18 Pipelined SRAM with NoBL Architecture | 获取价格 | |
CY7C1370B-167BGC | CYPRESS | 512K 】 36/1M 】 18 Pipelined SRAM with NoBL Architecture | 获取价格 | |
CY7C1370B-167BGI | CYPRESS | 512K 】 36/1M 】 18 Pipelined SRAM with NoBL Architecture | 获取价格 | |
CY7C1370B-167BZC | CYPRESS | 512K 】 36/1M 】 18 Pipelined SRAM with NoBL Architecture | 获取价格 | |
CY7C1370B-167BZI | CYPRESS | 512K 】 36/1M 】 18 Pipelined SRAM with NoBL Architecture | 获取价格 | |
CY7C1370B-200AC | CYPRESS | 512K 】 36/1M 】 18 Pipelined SRAM with NoBL Architecture | 获取价格 | |
CY7C1370B-200BGC | CYPRESS | 512K 】 36/1M 】 18 Pipelined SRAM with NoBL Architecture | 获取价格 | |
CY7C1370B-200BZC | CYPRESS | 512K 】 36/1M 】 18 Pipelined SRAM with NoBL Architecture | 获取价格 |
CY7C1370B-166AC 相关文章
- 2024-09-20
- 6
- 2024-09-20
- 9
- 2024-09-20
- 8
- 2024-09-20
- 6