GL652USB [ETC]

USB 7 PORT HUB CONTROLLER; USB 7端口集线器控制器
GL652USB
型号: GL652USB
厂家: ETC    ETC
描述:

USB 7 PORT HUB CONTROLLER
USB 7端口集线器控制器

控制器
文件: 总17页 (文件大小:192K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Genesys Logic, Inc.  
GL652USB  
USB 7 PORT HUB CONTROLLER  
DATA SHEET, Version 1.2  
Aug. 18, 2000  
Genesys Logic, Inc.  
10F, No.11, Ln.3, Tsao Ti Wei, Shenkeng, Taipei, Taiwan  
Tel: 886-2-2664-6655  
Fax: 886-2-2664-5757  
http://www.genesyslogic.com  
GL652USB 7 PORT USB HUB CONTROLLER  
1
FEATURES  
· High performance and low-cost solution for USB hub  
· USB Specification Compliance  
-
-
Conforms to USB specification Rev. 1.1  
Supports 1 device address and 2 endpoints  
· 8-bit micro-processor  
-
-
-
-
-
RISC-like architecture  
USB optimized instruction set  
Single cycle instruction execution  
Operation Speed: DC to 24 MHz clock input  
Performance: 12 MIPS @ 24MHz  
· I/O ports  
-
7-port hub  
· Internal memory  
-
-
64 bytes of RAM  
1.75K ´ 14 of program ROM  
· On-chip 3.3v output  
-
No external regulator required  
· Integrated USB transceiver  
· 12 MHz external clock  
· Improved output drivers with slew-rate control to reduce EMI  
· Internal power-on reset(POR)  
· Internal power-fail detector for ESD recovery  
· Support suspend/normal mode power management  
· Support power management for downstream port devices  
· Automatic switching between self/bus powered mode  
· Smart LED traffic indicator  
-
The higher data traffic flows through one port, the higher frequency that port’s  
LED will blink.  
· Applications:  
-
-
Stand-alone USB hub  
PC motherboard USB hub  
· 48 pin LQFP package  
Revision 1.2  
2
08/18/00  
GL652USB 7 PORT USB HUB CONTROLLER  
2
FUNCTION OVERVIEW  
The GL652USB is an 8 port USB hub with 1 upstream port and 7 downstream ports. It  
uses an 8-bit RISC-like uC to encode/decode the host commands. The GL652USB is  
designed mainly for stand-alone hub and can also be integrated in PC motherboard or any  
other devices to support USB hub function. The GL652USB can switch between self-  
power and bus-power automatically without re-plug in. The GL652USB can be  
configured as individual mode or ganged mode for the power management of  
downstream port devices. To prevent from abnormal current consumption of downstream  
port devices, the GL652USB supplies power enable flags by reading the over-current  
flags. The GL652USB supports smart traffic indication through the LED lighting. The  
higher data traffic flows through one port, the higher frequency of that port’s LED blinks.  
To minimize the power consumption, the GL652USB will turn LED off and stop the  
clock when they are suspended.  
3
PIN DEFINITIONS AND DESCRIPTIONS  
l
GL652USB  
Pin No.  
1
Name  
I/O  
I/O  
I/O  
-
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
-
I/O  
I/O  
-
I/O  
I/O  
I/O  
I/O  
O
Description  
Upstream port USB data+  
Upstream port USB data-  
DP0  
2
3
4
5
6
7
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
DM0  
AGND  
DP7  
DM7  
DP1  
DM1  
DP6  
DM6  
DP4  
DM4  
AVCC  
DP2  
DM2  
VCP  
DP5  
DM5  
DP3  
DM3  
Analog ground  
Downstream port 7 USB data+  
Downstream port 7 USB data-  
Downstream port 1 USB data+  
Downstream port 1 USB data-  
Downstream port 6 USB data+  
Downstream port 6 USB data-  
Downstream port 4 USB data+  
Downstream port 4 USB data-  
Analog VCC(5V)  
Downstream port 2 USB data+  
Downstream port 2 USB data-  
3.3V output  
Downstream port 5 USB data+  
Downstream port 5 USB data-  
Downstream port 3 USB data+  
Downstream port 3 USB data-  
Suspend indication output  
1: SELF-powered. 0: INDIVIDUAL-powered  
LED traffic indicator for downstream port 1  
LED traffic indicator for downstream port 2  
LED traffic indicator for downstream port 3  
Reset input  
LED traffic indicator for downstream port 4  
Over current flag for downstream port4  
LED traffic indicator for downstream port 5  
SUSPND  
SELF  
I
O
O
O
I
O
I
O
LED1  
LED2  
LED3  
RESET  
LED4  
OVCUR4#  
LED5  
Revision 1.2  
3
08/18/00  
GL652USB 7 PORT USB HUB CONTROLLER  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
PWRENB4#  
LED6  
PWRENB6#  
TEST  
OVCUR6#  
XTAL2  
XTAL1  
O
O
O
I
I
O
I
-
O
I
O
I
-
Power enable for downstream port 4  
LED traffic indicator for downstream port 6  
Power enable for downstream port 6  
Test mode input  
Over current flag for downstream port6  
Ceramic resonator or crystal out  
Ceramic resonator or crystal in  
DGND  
Digital ground  
PWRENB3#  
OVCUR3#  
LED7  
OVCUR7#  
DVCC  
OVCUR5#  
PWRENB5#  
PWRENB2#  
PWRENB7#  
OVCUR2#  
PWRENB1#  
OVCUR1#  
Power enable for downstream port 3  
Over current flag for downstream port3  
LED traffic indicator for downstream port 7  
Over current flag for downstream port7  
Digital VCC(5V)  
Over current flag for downstream port5  
Power enable for downstream port 5  
Power enable for downstream port 2  
Power enable for downstream port 7  
Over current flag for downstream port2  
Power enable for downstream port 1  
Over current flag for downstream port1  
I
O
O
O
I
O
I
Note 1: “#” means low active  
Note 2: If using crystal, TEST pull low. If using oscillator, TEST pull high.  
Table 1 GL652USB Pin Definitions and Descriptions  
GL652USB  
1
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
DP0  
DGND  
XTAL1  
2
3
DM0  
AGND  
DP7  
DM7  
DP1  
DM1  
DP6  
DM6  
DP4  
DM4  
AVCC  
XTAL2  
4
OVRCUR6#  
TEST  
5
6
PWRENB6#  
LED6  
7
8
PWRENB4#  
LED5  
9
10  
11  
12  
OVRCUR4#  
LED4  
RESET  
Revision 1.2  
4
08/18/00  
GL652USB 7 PORT USB HUB CONTROLLER  
4
BLOCK DIAGRAM  
UPSTREAM  
PORT  
12 MHz  
D+  
D-  
TRANS-  
CEIVER  
PLL  
Registers  
SIE  
HUB REPEATER  
Micro-  
Controller  
PORT CON-  
TROLLER  
PORT CON-  
TROLLER  
ROM  
RAM  
TRANS-  
CEIVER  
TRANS-  
CEIVER  
D+  
D-  
LED  
D-  
D+  
LED  
DOWNSTREAM  
PORT 7  
DOWNSTREAM  
PORT 1  
Revision 1.2  
5
08/18/00  
GL652USB 7 PORT USB HUB CONTROLLER  
5
REGISTER SUMMARY  
MNEMONIC  
DEVCTL  
EVTFLG  
RXCTL0  
TXCTL0  
TXCTL1  
FFDAT  
BUFCTL  
PORTSEL  
HUB_STAT_CHG  
PORT_STATUS  
BUS_PORT_DATA  
HOST_CMD  
ENP1_IND  
TRXFLAG  
LED_INIT  
GPIOD  
OFFSET  
DESCRIPTION  
Device control register  
USB function interrupt flag  
Endpoint 0 RX control  
Endpoint 0 TX control  
00h  
01h  
02h  
03h  
04h  
05h  
06h  
07h  
08h  
09h  
0Ah  
0Bh  
0Ch  
0Dh  
0Eh  
0Fh  
10h  
11h  
Endpoint 1 TX control  
Data buffer (FIFO) I/O port  
Data buffer control register  
Hub port to be configured  
Hub status and status change indicator  
Hub ports status indicator  
Hub ports status change indicator  
Host command to downstream ports  
Endpoint 1 indicator  
Downstream port traffic flag  
LED initial state  
General purpose I/O pin status  
Chip revision  
REV  
DEVSTUS  
USB device address and configuration status  
Register Description  
Terminology:  
R/O:  
read only  
read / write  
read / write “1” to clear  
write only  
R/W:  
R/W1C:  
W/O:  
DEVCTL  
( offset 00, default = 00h )  
R/W  
R/W  
R/W  
R/O  
R/O  
USBRDY SFRAME  
--  
--  
--  
SELF  
GANG  
PWRDN  
USBRDY  
: 0 - USB interface is not ready. The device drives USB with SE0.  
1 - USB interface is ready. The device stops driving USB with SE0.  
After power-on reset, USBRDY is cleared and the device looks like  
disconnected. Set USBRDY to ‘1’ to enable USB interface.  
: short frame option for test purpose  
Set SFRAME to ‘1’ will shorten frame length to 1/15 ms. It is to shorten the  
time required for test.  
SFRAME  
PWRDN  
: power down mode  
In suspend state, firmware can set PWRDN to put the controller into power  
down mo de. In this mode, the embedded micro-controller and most internal  
activities are frozen. Hardware will automatically clear PWRDN upon  
hardware reset or resume activities occur.  
Revision 1.2  
6
08/18/00  
GL652USB 7 PORT USB HUB CONTROLLER  
SELF  
: 0 - HUB is bus powered.  
1 - HUB is self powered.  
: 0 - HUB is in individual mode.  
1 - HUB is in ganged mode.  
GANG  
EVTFLG  
R/W1C  
( offset 01, default = 00h )  
R/W1C  
R/W1C  
R/W1C  
R/W1C  
R/W1C  
R/W1C  
R/W1C  
SOF  
C_LCPWR WAKEUP  
SUSPD  
EP1TX  
EP0TX  
EP0RX  
USBRST  
Interrupt event flag –  
EP0RX  
EP0TX  
EP1TX  
SUSPD  
: a SETUP or OUT transaction to endpoint 0 is accepted  
: USB host controller accepts data transmitted via endpoint 0.  
: USB host controller accepts data transmitted via endpoint 1  
: the controller goes into suspend state  
WAKEUP  
SOF  
C_LCPWR  
USBRST  
: remote wakeup is detected when global suspended  
: SOF detected or generated by HUB timer.  
: POWER source change.  
: End of USB reset  
RXCTL0  
R/W  
RXDIS  
Status of endpoint 0 receiving –  
( offset 02, default = 40h )  
R/O  
R/O  
R/O  
R/O  
R/O  
R/O  
R/O  
RXSETUP RXOUT  
RXSEQ  
RXCNT3 RXCNT2 RXCNT1 RXCNT0  
RXCNT3~0  
: EP0 received data byte count.  
RXSEQ  
: 1 - The received data PID is DATA1  
0 - The received data PID is DATA0  
RXOUT  
RXSETUP  
RXDIS  
: 1 - The received token PID is OUT.  
: 1 - The received token PID is SETUP.  
: 0 - Endpoint 0 FIFO is empty and ready for data-packet receiving.  
1 - Endpoint 0 FIFO is filled with data and will reject the new-coming data  
packet.  
If RXDIS = 1, the device will not accept an OUT transaction addressed to it, and will respond  
with a NAK to an error-free transaction. Hardware will automatically set RXDIS after a  
successful receiving. After processing, the micro-controller should clear RXDIS to enable next  
data-packet receiving or free FF0 for filling of the data to transmit. Note that a SETUP  
transaction addressed to the device is always accepted even though RXDIS = 1.  
TXCTL0  
--  
( offset 03, default = 00h )  
R/W  
EP0STL  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
EP0OE  
EP0SEQ  
EP0CNT3 EP0CNT2 EP0CNT1 EP0CNT0  
Endpoint 0 transmit setting –  
EP0CNT3~0  
: number of data bytes to transmit  
EP0OE  
: enable data transmit  
1 – ready to transmit data packet  
0 – not ready to transmit data packet (default)  
: data packet type  
0 –DATA0  
1 –DATA1  
EP0SEQ  
EP0STL  
: set endpoint 0 stall  
1 – EP0 will respond to USB host controller with STALL packet  
EP0STL will be automatically cleared when a setup transaction is accepted.  
Revision 1.2  
7
08/18/00  
GL652USB 7 PORT USB HUB CONTROLLER  
After filling the data-to-transmit into FF0, the micro-controller should setup this register to  
enable endpoint 0 data transmit. If EP0OE = 0, endpoint 0 will respond to a valid IN transaction  
with a NAK. EP0OE will be automatically cleared after a successful transmission, or when  
endpoint 0 has incidentally accepted another SETUP or OUT transaction.  
TXCTL1  
--  
( offset 04, default = 00h )  
R/W  
EP1STL  
R/W  
R/W  
R/O  
R/O  
R/O  
R/W  
EP1OE  
EP1SEQ  
EP1CNT3 EP1CNT2 EP1CNT1 EP1CNT0  
Endpoint 1 transmit setting –  
EP1CNT3~0  
EP1OE  
: number of data bytes to transmit. EP1CNT3~1 are always ‘0’.  
: enable data transmit  
1 – ready to transmit data packet  
0 – not ready to transmit data packet (default)  
EP1SEQ  
EP1STL  
: data packet type  
0 –DATA0  
1 –DATA1  
: set endpoint 1 stall  
1 – EP1 will respond to USB host controller with STALL packet  
0 – default  
After preparing the data to transmit, the micro-controller should setup this register to enable  
endpoint 1 data transmit. If EP1OE = 0, endpoint 1 will respond to a valid IN transaction with a  
NAK. After a successful transmission, the device will automatically clear EP1OE.  
FFDAT  
( offset 05, default = 00h )  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
FFD7  
FFD6  
FFD5  
FFD4  
FFD3  
FFD2  
FFD1  
FFD0  
If FFSEL1 (in BUFCTL) = 1’b0, this is FF0 access-window; if FFSEL1 = 1’b1, this is FF1  
access-window. Each FFDAT read/write will automatically increase the FIFO pointer, which is  
a 3-bit circular counter, by 1. Writing FPRST with ‘1’ (in BUFCTL) will reset the pointer. Note  
that to fill FF0, RXDIS (in RXCTL0) must be first cleared.  
BUFCTL  
--  
( offset 06 )  
W/O  
FPRST  
R/W  
FFSEL1  
--  
--  
--  
--  
--  
Data buffer control –  
FFSEL1  
: FIFO 0/1 selector  
1’b0 – select endpoint 0 data buffer  
1’b1 – select endpoint 1 data buffer  
: reset FIFO 0/1 pointer (write only)  
FPRST  
PORTSEL  
--  
( offset 07, default = 00h )  
R/W R/W  
PORTSEL PORTSEL PORTSEL PORTSEL PORTSEL PORTSEL PORTSEL  
R/W  
R/W  
R/W  
R/W  
R/W  
7
6
5
4
3
2
1
PORTSEL  
PORTSEL1  
PORTSEL2  
PORTSEL3  
PORTSEL4  
PORTSEL5  
PORTSEL6  
PORTSEL7  
: PORT 1~7 under request  
1’b1 – port 1 selected  
1’b1 – port 2 selected  
1’b1 – port 3 selected  
1’b1 – port 4 selected  
1’b1 – port 4 selected  
1’b1 – port 4 selected  
1’b1 – port 4 selected  
Revision 1.2  
8
08/18/00  
GL652USB 7 PORT USB HUB CONTROLLER  
HUB_STAT_CHG  
( offset 08, default = 00h )  
R/O  
LCPWR  
R/O  
OVCUR  
HUB status and status change  
R/O  
R/O  
--  
--  
--  
--  
C_LCPWR C_OVCUR  
LCPWR  
: HUB local power status  
1’b0 – local power good  
1’b1 – local power lost  
OVRCUR  
C_LCPWR  
C_OVRCUR  
: HUB over current indicator  
1’b0 – No over-current condition currently exists  
1’b1 – A hub over-current condition exists  
: Local power status change  
1’b0 – No change has occurred to local power status  
1’b1 – local power status has changed  
: HUB over current indicator change  
1’b0 – No change has occurred to the over-current indicator  
1’b1 – Hub over-current indicator has changed  
PORT_STATUS ( offset 09, default = 00h )  
R/O R/O  
R/O  
R/O  
R/O  
R/O  
R/O  
PT_LOW_ PT_PWR  
SPD  
--  
PT_RST PT_OVCU PT_SUS  
R
PT_EN  
PT_CON  
Port status indicator:  
PT_LOW_SPD : 1’b0 – full speed device connected, 1’b1 – low speed device  
connected  
PT_PWR  
PT_RST  
PT_OVCUR  
: 1’b0 – port is in power off state, 1’b1 – port is not in power off state  
: 1’b0 – Reset signaling not asserted, 1b’1 – Reset signaling asserted  
: 1’b0 – No over-current condition occurred on this port  
1’b1 – An over-current condition exists on this port  
PT_SUS  
PT_EN  
: 1’b0 – port not suspended, 1’b1 – port suspended or resuming  
: 1’b0 – port is disabled, 1’b1 – port is enabled  
PT_CON  
: 1’b0 – No device is present, 1’b1 – A device is present on this port  
BUS_PORT_DATA  
( offset 0A, default = 00h )  
R/O  
C_PT_RST C_PT_  
OVCUR  
Bus state and Port status change indicator:  
R/O  
VP  
R/O  
VM  
R/O  
R/O  
R/O  
R/O  
--  
C_PT_  
SUS  
C_PT_EN  
C_PT_  
CON  
VP  
VM  
C_PT_RST  
: VP state on the downstream port  
: VM state on the downstream port  
: 1’b0 – No change, 1’b1 – Reset complete  
C_PT_OVCUR : 1’b0 – No change has occurred to over-current indicator  
1’b1 – over-current indicator has changed  
C_PT_SUS  
: 1’b0 – No change, 1’b1: – Resume complete  
C_PT_EN  
C_PT_CON  
: Set to one when a port is disabled because of a Port_error condition  
: 1’b0 – No change has occurred to current connect status  
1’b1 – Current connect status has changed  
HOST_CMD  
( offset 0B, default = 0Fh )  
W/O W/O  
W/O  
W/O  
W/O  
W/O  
W/O  
W/O  
HB_CMD3 HB_CMD2 HB_CMD1 HB_CMD0 PT_CMD3 PT_CMD2 PT_CMD1 PT_CMD0  
Revision 1.2  
9
08/18/00  
GL652USB 7 PORT USB HUB CONTROLLER  
Host command to the hub:  
PT_CMD3~0  
: 4’h0 –SetPortFeature(PORT_SUSPEND)  
: 4’h1 –SetPortFeature(PORT_RESET)  
: 4’h2 –SetPortFeature(PORT_POWER)  
: 4’h3 –ClearPortFeature(PORT_ENABLE)  
: 4’h4 –ClearPortFeature(PORT_SUSPEND)  
: 4’h5 –ClearPortFeature(PORT_POWER)  
: 4’h6 –ClearPortFeature(C_PORT_RESET)  
: 4’h7 –ClearPortFeature(C_PORT_OVER_CURRENT)  
: 4’h8 –ClearPortFeature(C_PORT_SUSPEND)  
: 4’h9 –ClearPortFeature(C_PORT_ENABLE)  
: 4’hA –ClearPortFeature(C_PORT_CONNECTION)  
: 1’b1 –SetHubFeature(C_HUB_LOCAL_POWER)  
: 1’b1 –SetHubFeature(C_HUB_OVER_CURRENT)  
: 1’b1 –ClearHubFeature(C_HUB_LOCAL_POWER)  
: 1’b1 –ClearHubFeature(C_HUB_OVER_CURRENT)  
HB_CMD3  
HB_CMD2  
HB_CMD1  
HB_CMD0  
ENP1_IND  
R/O  
( offset 0C, default = 00h )  
R/O  
R/O  
R/O  
R/O  
R/O  
R/O  
R/O  
PT7  
PT6  
PT5  
PT4  
PT3  
PT2  
PT1  
HUB  
Endpoint 1 interrupt change indicator  
TRXFLAG  
--  
( offset 0D, default = 00h )  
R/W1C  
R/W1C  
R/W1C  
R/W1C  
P4_TRX  
R/W1C  
P3_TRX  
R/W1C  
P2_TRX  
R/W1C  
P1_TRX  
P7_TRX  
P6_TRX  
P5_TRX  
Upstream traffic flag:  
P1_TRX  
P2_TRX  
P3_TRX  
P4_TRX  
P5_TRX  
P6_TRX  
P7_TRX  
: upstream traffic happens on downstream port 1  
: upstream traffic happens on downstream port 2  
: upstream traffic happens on downstream port 3  
: upstream traffic happens on downstream port 4  
: upstream traffic happens on downstream port 5  
: upstream traffic happens on downstream port 6  
: upstream traffic happens on downstream port 7  
LED_INIT  
--  
( offset 0E, default = 00h )  
R/W1C  
R/W1C  
R/W1C  
P5_ON  
R/W1C  
P4_ON  
R/W1C  
P3_ON  
R/W1C  
P2_ON  
R/W1C  
P1_ON  
P7_ON  
P6_ON  
LED initial flag:  
P1_ON  
: if 1’b1, LED is always on, otherwise, judge according to TRXFLAG  
register.  
P2_ON  
P3_ON  
P4_ON  
P5_ON  
P6_ON  
P7_ON  
: if 1’b1, LED is always on, otherwise, judge according to TRXFLAG  
register.  
: if 1’b1, LED is always on, otherwise, judge according to TRXFLAG  
register.  
: if 1’b1, LED is always on, otherwise, judge according to TRXFLAG  
register.  
: if 1’b1, LED is always on, otherwise, judge according to TRXFLAG  
register.  
: if 1’b1, LED is always on, otherwise, judge according to TRXFLAG  
register.  
: if 1’b1, LED is always on, otherwise, judge according to TRXFLAG  
register.  
Revision 1.2  
10  
08/18/00  
GL652USB 7 PORT USB HUB CONTROLLER  
GPIOD  
(offset 0F, default = 0Fh)  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
--  
GPIO6D/  
LED7  
GPIO4D/  
LED5  
GPIO3D/  
LED4#  
GPIO2D/  
LED3#  
GPIO1D/  
LED2#  
GPIO0D/  
LED1#  
GPIO5D/  
LED6  
General purpose I/O pin status –  
If GPIOXOE = 1 (X: 0 ~ 6), GPIOX is driven with the level of internal GPIOXD latch, which  
is the same as corresponding GPIOXD bit. If GPIOXOE = 0, GPIOXD reflects the level of  
GPIOX pin, which may be different from internal GPIOXD latch. The value written to GPIOD  
will be stored in an internal latch, no matter what direction the GPIOX pins are in. Bits 6 to 0  
have been pre-assigned specific functions for LED indicators. (active low).  
REV  
( offset 10, default = current revision )  
R/O  
R/O  
R/O  
R/O  
R/O  
R/O  
R/O  
R/O  
REV7  
REV6  
REV5  
REV4  
REV3  
REV2  
REV1  
REV0  
This register returns current silicon revision number of the HUB.  
Current revision is 8’h11. (Revision 1.1)  
DEVSTUS  
R/W  
( offset 11, default = 00h )  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
HCONFIG DEVADR6 DEVADR5 DEVADR4 DEVADR3 DEVADR2 DEVA DR1 DEVADR0  
USB device status registers. Procedure to set the device address:  
1. After USB reset, the device responds to default address 0, and hub configuration = 0.  
2. USB host controller issues SET_ADDRESS request to the device. (INTRB asserted)  
3. Micro-controller recognizes the request, then set DEVADR register with appropriate value.  
4. Micro-controller prepares the status stage of SET_ADDRESS request by programming  
TXCTL0 register.  
5. When the hub configuration value is not equal zero, HCONFIG is set to one.  
USB reset will clear this register.  
6
MAXIMUM RATINGS  
Maximum ratings are the extreme limits to which the GL652USB can be exposed without permanently  
damaging it. The GL652USB contains circuitry to protect the inputs against damage from high static  
voltages; however, do not apply voltages higher than those shown in the table. Keep VIN and VOUT within  
the range GND £ (VIN or VOUT) £ VCC. Connect unused inputs to the appropriate voltage level, either GND  
or VDD  
.
Symbol  
TSTG  
Characteristic  
Storage temperature  
Value  
-55 to +150  
Unit  
°C  
TOP  
VCC  
Operating temperature  
Supply voltage  
0 to +70  
-0.5 to +7.0  
°C  
V
V
IN  
DC input voltage  
-0.5 to +VDD + 0.5  
V
I
Maximum current per pin excluding VDD and VSS  
Maximum current out of GND  
Maximum current out of VCC  
Static discharge voltage  
25  
mA  
mA  
mA  
V
IMGND  
IMVCC  
VESD  
100  
100  
>4000  
7
ELECTRICAL CHARACTERISTICS  
Revision 1.2  
11  
08/18/00  
GL652USB 7 PORT USB HUB CONTROLLER  
Symbol  
Supply  
VDD  
VDDA Analog Power Supply  
IDD Digital Supply Current  
Parameter  
Tese Conditions  
Min.  
Typ.  
Max.  
Unit  
Digital Power Supply  
4.5  
4.5  
5.0  
5.0  
5.5  
5.5  
V
V
mA  
mA  
IDDA Analog Supply Current  
USB Bus: DP and DM  
VCP  
VDI  
VDO  
Regulated Voltage Output  
Static Input Voltage  
Static Output Voltage  
3.0  
0
0
3.3  
-
-
3.6  
VCP  
VCP  
V
V
V
Digital I/O Pins  
Input Logic Low Voltage  
V
IL  
-
2.0  
-
-
-
-
-
0.8  
-
0.1xVDD  
-
V
V
V
V
V
Input Logic High Voltage  
Output Logic Low Voltage  
Output Logic High Voltage  
IH  
VOL  
VOH  
IO=-4.0mA  
IO=+4.0mA  
0.9xVDD  
Revision 1.2  
12  
08/18/00  
GL652USB 7 PORT USB HUB CONTROLLER  
8
PACKAGE DIAGRAM  
48-LQFP  
SYVBOIS  
MIN  
MAX  
1.6  
A
A1  
A2  
C1  
0.05  
1.35  
0.09  
0.15  
1.45  
0.16  
D
D1  
9.00BSC  
7.00BSC  
E
E1  
e
9.00BSC  
7.00BSC  
0.5BSC  
b
L
0.17  
0.45  
0.27  
0.75  
L1  
1 REF  
D
D 1  
L
L 1  
b
e
Revision 1.2  
13  
08/18/00  
A
B
C
D
E
9. Application Circuits (1)  
4
3
2
1
4
3
2
1
B_VCC  
R1  
1M  
R2  
R3  
R4  
R5  
R7  
R8  
R9  
1K  
1K  
1K  
1K  
1K  
1K  
1K  
D1  
LED1  
LED2  
VOUT1  
VOUT2  
VOUT3  
VOUT4  
VOUT5  
VOUT6  
VOUT7  
C1  
0.1U  
C2  
Y1 12 MHz C3  
30P  
LED  
D2  
U1  
30P  
LED  
D3  
LED3  
LED4  
LED5  
LED6  
LED7  
DP0  
1
2
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
DP0  
DGND  
XTAL1  
LED  
D4  
XTAL1  
R6  
DM0  
DM0  
AGND  
DP7  
24  
3
XTAL2  
LED  
D5  
DP7  
DM7  
DP1  
DM1  
DP6  
DM6  
DP4  
DM4  
OVRCUR6#  
4
OVRCUR6#  
TEST  
5
DM7  
DP1  
LED  
D6  
PWRENB6#  
LED6  
6
PWRENB6#  
LED6  
7
DM1  
DP6  
LED  
D7  
PWRENB4#  
LED5  
8
PWRENB4#  
LED5  
9
DM6  
DP4  
LED  
OVRCUR4#  
LED4  
10  
11  
12  
OVRCUR4#  
LED4  
B_VCC  
B_VCC  
DM4  
AVCC  
B_VCC  
RESET  
C4  
R10 10K  
0.1U  
C6  
C5  
+
0.1U 4.7U  
GL652USB  
R11 1M  
VCP  
SUSPEND  
Title  
CIRCUIT FOR GENESYS 7-PORT USB HUB  
Size  
B
Document Number  
USBHUB.DSN  
Rev  
1.2  
Date:  
Thursday, August 17, 2000  
Sheet  
E
1
of  
4
A
B
C
D
A
B
C
D
E
VCC  
9. Application Circuits (2)  
B_VCC  
B_VCC  
C7  
R12  
10K  
R13  
10K  
S_VCC  
U2  
4
3
2
1
4
3
2
1
PWRENB1#  
FLG1#  
VOUT1  
VOUT2  
0.1U  
1
2
3
4
8
7
6
5
ENA#  
OUTA#  
IN  
FLG1#  
FLG2#  
OVRCUR1#  
C8  
OVRCUR2#  
C9  
FLGA#  
FLGB#  
R16  
R14 10K  
R15 10K  
B_VCC  
FLG2#  
0.1U  
0.1U  
GND  
4.7K  
PWRENB2#  
ENB#  
OUTB#  
G
Q1  
MIC2526-8  
Q2  
TP0610T  
G
2N7002  
MIC 29302  
R17  
1M  
U3  
VCC  
R18  
B_VCC  
B_VCC  
4.7K  
VCC  
REN  
S_VCC  
VCC  
C10  
R19  
10K  
R20  
10K  
U4  
PWRENB3#  
FLG3#  
VOUT3  
VOUT4  
0.1U  
1
2
3
4
8
7
6
5
ENA#  
OUTA#  
IN  
FLG3#  
FLG4#  
C11  
0.1U  
C12  
47U  
R21 825K,%1  
R24  
C13  
OVRCUR3#  
OVRCUR4#  
C14  
C15  
FLGA#  
FLGB#  
J1  
0.1U  
R22 10K  
R23 10K  
FLG4#  
0.1U  
0.1U  
GND  
POWER JACK  
267K,%1  
PWRENB4#  
ENB#  
OUTB#  
A
6V adapter is  
recommended.  
MIC2526-8  
VCC  
B_VCC  
B_VCC  
C16  
R25  
10K  
R26  
10K  
U5  
PWRENB5#  
FLG5#  
VOUT5  
VOUT6  
0.1U  
1
2
3
4
8
7
6
5
ENA#  
OUTA#  
IN  
FLG5#  
FLG6#  
OVRCUR5#  
OVRCUR6#  
C17  
C18  
FLGA#  
FLGB#  
R27 10K  
R28 10K  
FLG6#  
0.1U  
0.1U  
GND  
PWRENB6#  
ENB#  
OUTB#  
MIC2526-8  
MIC 29302  
VCC  
U6  
SELF  
Q3  
FDN340P  
R29  
470  
G
VCC  
REN  
R30  
1M  
Q4  
2N7002  
S_VCC  
VCC  
B_VCC  
REN  
G
G
R31  
R32  
825K,%1  
B_VCC  
Q5  
2N7002  
C19  
R33  
10K  
U7  
267K,%1  
PWRENB7#  
FLG7#  
VOUT7  
0.1U  
1
2
3
4
8
7
6
5
ENA#  
OUTA#  
IN  
FLG7#  
OVRCUR7#  
C20  
FLGA#  
FLGB#  
R34 10K  
0.1U  
GND  
B_VCC  
ENB#  
OUTB#  
MIC2526-8  
Title  
Size  
CIRCUIT FOR GENESYS 7-PORT USB HUB  
Document Number  
Rev  
1.2  
Custom USBHUB.DSN  
Date:  
Thursday, August 17, 2000  
E
Sheet  
2
of  
4
A
B
C
D
A
B
C
D
E
9. Application Circuits (3)  
VCP  
B_VCC  
C21 10U  
R35  
L1  
L3  
FB  
FB  
J2  
VOUT4  
1
2
3
4
4
3
2
1
4
3
2
1
1.5K  
L2 FB  
DM4  
DP4  
R36 22  
R37 22  
J3  
+
C22  
C23  
1
2
3
4
DM0  
DP0  
R38 22  
120U  
0.1U  
R39 22  
USB-A  
C24  
47P  
C25  
L4 FB  
USB-B  
R40  
15K  
R41  
15K  
47P  
L5  
FB  
FB  
L6  
L8  
FB  
FB  
J4  
J5  
VOUT1  
C26  
120U  
VOUT5  
1
2
3
4
1
2
3
4
DM1  
DP1  
R42 22  
R44 22  
DM5  
DP5  
R43 22  
R45 22  
+
C28  
+
C27  
C29  
0.1U  
120U  
0.1U  
USB-A  
USB-A  
L7  
R46  
15K  
R47  
15K  
R48  
15K  
R49  
15K  
L9  
FB  
FB  
L10  
L12  
FB  
FB  
J6  
J7  
VOUT2  
C30  
120U  
VOUT6  
1
2
3
4
1
2
3
4
DM2  
DP2  
R50 22  
R52 22  
DM6  
DP6  
R51 22  
R53 22  
+
C32  
+
C31  
C33  
0.1U  
120U  
0.1U  
USB-A  
USB-A  
L11  
R54  
15K  
R55  
15K  
R56  
15K  
R57  
15K  
L13  
L15  
FB  
FB  
L14  
L16  
FB  
FB  
J8  
J9  
VOUT3  
C34  
120U  
VOUT7  
1
2
3
4
1
2
3
4
DM3  
DP3  
R58 22  
R60 22  
DM7  
DP7  
R59 22  
R61 22  
+
C36  
+
C35  
C37  
0.1U  
120U  
0.1U  
USB-A  
USB-A  
R62  
15K  
R63  
15K  
R64  
15K  
R65  
15K  
Title  
CIRCUIT FOR GENESYS 7-PORT USB HUB  
Size  
B
Document Number  
USBHUB.DSN  
Rev  
1.2  
Date:  
Thursday, August 17, 2000  
Sheet  
E
3
of  
4
A
B
C
D
A
B
C
D
E
9. Application Circuits (4)  
4
3
2
1
4
3
2
1
Rev.  
1.0  
Date  
'00/04/05  
Description  
1. First Product Release  
1.1  
1. Seperate 4-port and 7-port hubs into different schematic files.  
2. Omit the ganged mode pull-up resistor on 'SUSPND' pin.  
'00/05/18  
3. Add  
4. Connect pin  
only when upstream port is plugged!  
1M pull-low resistor is also added to disable this pin when  
a
10K pull-up resistor to 'RESET' pin.  
1
of U3 to B_VCC, then regulator will be enabled  
A
the upstream port is not plugged.  
5. 'SELF' is directly connected to drain of Q4 to omit the external  
debounce RC circuit for this pin.  
6. Q1 is replaced by  
a more popular and cheaper one -- FDN340P.  
7. Some resistor values are increased to save the operating current.  
1.2  
1. Change the pull-up voltage source for each LED from B_VCC to power  
switch output.  
'00/08/17  
2. Remove the 47U output capacitor of MIC29302 to suppress inrush current.  
3. Add R1, R6 and C6 for EMI suppressing.  
4. Change C22, C26, C27, C30, C31, C34 and C35 from 100U to 120U for  
better behavior in droop test.  
5. Add  
a 2-transistor circuit for regulator ENABLE pin. That will save  
several tens of mA operating current than direct connecting B_VCC  
to ENABLE pin.  
6. Remove  
a redudant transistor in SELF-BUS power switching circuit.  
7. Change MIC29512 to  
2
paralell MIC29302 for better driving capability.  
Title  
CIRCUIT FOR GENESYS 7-PORT USB HUB  
Size  
B
Document Number  
USBHUB.DSN  
Rev  
1.2  
Date:  
Thursday, August 17, 2000  
Sheet  
E
4
of  
4
A
B
C
D

相关型号:

GL6551

COMPANDER
HYNIX

GL6551D

Compander, 1 Func, PDSO20
HYNIX

GL6552

Low Voltage Compander
HYNIX

GL6552D

Compander, 1 Func, PDSO14, 0.150 INCH, SOP-14
HYNIX

GL6718

NPN EPITAXIAL PLANAR TRANSISTOR
GTM

GL6840

Electronic Two Tone Ringer
HYNIX

GL6840A

Electronic Two Tone Ringer
HYNIX

GL6840A/B

Internal Rectifier Bridge
HYNIX

GL6840B

Electronic Two Tone Ringer
HYNIX

GL6850

TWO TONE RINGER
HYNIX

GL68501

TWO TONE RINGER
HYNIX

GL6851

TWO TONE RINGER
HYNIX