HB52A89DB-10 [ETC]
x72 SDRAM Module ; X72 SDRAM模块\n
| 型号： | HB52A89DB-10 |
| 厂家： | 
ETC |
| 描述： | x72 SDRAM Module
|
| 文件： | 总57页 (文件大小：729K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
HB52A89DB Series
64 MB Unbuffered SDRAM S.O.DIMM
8-Mword × 72-bit, 66 MHz Memory Bus, 1-Bank Module
(7 pcs of 8 M × 8 and 1 pc of 8 M × 16 components)
ADE-203-913A (Z)
Rev. 1.0
Oct. 15, 1998
Description
The HB52A89DB is a 8M × 72 × 1 bank Synchronous Dynamic RAM Small Outline Dual In-line Memory
Module (S.O.DIMM), mounted 7 piece of 64-Mbit SDRAM (HM5264805TT/LTT) sealed in TSOP
package, 1 piece of 128-Mbit SDRAM (HM5212165TD/LTD) sealed in TSOP package, and 1 piece of
serial EEPROM (2-kbit EEPROM) for Presence Detect (PD). An outline of the product is 144-pin Zig Zag
Dual tabs socket type compact and thin package. Therefore, it makes high density mounting possible
without surface mount technology. It provides common data inputs and outputs. Decoupling capacitors
are mounted beside TSOP on the module board.
Features
•
•
Fully compatible with JEDEC standard outline unbuffered 8-byte S.O.DIMM
144-pin Zig Zag Dual tabs socket type
Outline: 67.60 mm (Length) × 26.67 mm (Height) × 3.80 mm (Thickness)
Lead pitch: 0.80 mm
•
•
•
•
•
•
•
•
•
3.3 V power supply
Clock frequency: 66 MHz
LVTTL interface
Data bus width: × 72 ECC
Single pulsed RAS
4 Banks can operates simultaneously and independently
Burst read/write operation and burst read/single write operation capability
Programmable burst length : 1/2/4/8/full page
2 Variations of burst sequence
Sequential
Interleave
•
•
•
•
Programmable CE latency: 2/3
Byte control by DQMB
Refresh cycles: 4096 refresh cycles/64 ms
2 variations of refresh
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Auto refresh
Self refresh
•
•
Low self refresh current: HB52A89DB-10L (L-version)
Full page burst length capability
Sequential burst
Burst stop capability
Ordering Information
Type No.
Frequency
Package
Contact pad
HB52A89DB-10
HB52A89DB-10L
66 MHz
66 MHz
Small outline DIMM (144-pin)
Gold
Pin Arrangement
Front Side
1pin
2pin
59pin
60pin
61pin
62pin
143pin
144pin
Back Side
2
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Pin Arrangement (cont.)
Front side
Back side
Signal name Pin No.
Pin No.
1
Signal name Pin No.
Signal name Pin No.
Signal name
CK1
VSS
73
NC
2
VSS
74
3
DQ0
DQ1
DQ2
DQ3
VCC
75
VSS
4
DQ32
DQ33
DQ34
DQ35
VCC
76
VSS
5
77
CB2
6
78
CB6
7
79
CB3
8
80
CB7
9
81
VCC
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
82
VCC
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
83
DQ16
DQ17
DQ18
DQ19
VSS
84
DQ48
DQ49
DQ50
DQ51
VSS
DQ4
DQ5
DQ6
DQ7
VSS
85
DQ36
DQ37
DQ38
DQ39
VSS
86
87
88
89
90
91
92
93
DQ20
DQ21
DQ22
DQ23
VCC
94
DQ52
DQ53
DQ54
DQ55
VCC
DQMB0
DQMB1
VCC
95
DQMB4
DQMB5
VCC
96
97
98
99
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
A0
101
103
105
107
109
111
113
115
117
119
121
123
125
127
129
131
133
135
137
A3
A1
A6
A4
A7
A2
A8
A5
A13 (BA0)
VSS
VSS
VSS
VSS
DQ8
DQ9
DQ10
DQ11
VCC
A9
DQ40
DQ41
DQ42
DQ43
VCC
A12 (BA1)
A11
A10 (AP)
VCC
VCC
DQMB2
DQMB3
VSS
DQMB6
DQMB7
VSS
DQ12
DQ13
DQ14
DQ15
VSS
DQ44
DQ45
DQ46
DQ47
VSS
DQ24
DQ25
DQ26
DQ27
VCC
DQ56
DQ57
DQ58
DQ59
VCC
CB0
CB1
CK0
VCC
CB4
DQ28
DQ29
DQ30
DQ31
CB5
DQ60
DQ61
DQ62
DQ63
CKE0
VCC
RE
CE
3
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Front side
Back side
Signal name Pin No.
Pin No.
67
Signal name Pin No.
Signal name Pin No.
Signal name
W
139
141
143
VSS
68
70
72
NC
NC
NC
140
142
144
VSS
69
S0
NC
SDA
VCC
SCL
VCC
71
Pin Description
Pin name
Function
A0 to A11
Address input
Row address
A0 to A11
Column address A0 to A8
Bank select address BA1, BA0
Data-input/output
A12/A13
DQ0 to DQ63
CB0 to CB7
Check bit (Data-input/output )
Chip select
S0
RE
Row address asserted bank enable
Column address asserted
Write enable
CE
W
DQMB0 to DQMB7
Byte input/output mask
Clock input
CK0/CK1
CKE0
SDA
SCL
Clock enable
Data-input/output for serial PD
Clock input for serial PD
Power supply
VCC
VSS
Ground
NC
No connection
4
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Serial PD Matrix*1
Byte No. Function described
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Hex value Comments
0
Number of bytes used by
module manufacturer
1
0
0
0
0
0
0
0
80
128
1
2
3
4
Total SPD memory size
Memory type
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
1
0
1
1
0
0
0
0
0
0
0
0
1
08
04
0C
09
256 byte
SDRAM
12
Number of row addresses bits 0
Number of column addresses
bits
0
9
5
6
7
8
9
Number of banks
Module data width
0
0
0
1
0
0
1
0
0
0
0
1
0
0
0
0
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
0
01
48
00
01
F0
1
72
Module data width (continued) 0
0 (+)
LVTTL
CL = 3
Module interface signal levels
0
1
SDRAM cycle time
(highest CE latency)
15 ns
10
SDRAM access from Clock
(highest CE latency)
9 ns
1
0
0
1
0
0
0
0
90
11
12
Module configuration type
Refresh rate/type
0
1
0
0
0
0
0
0
0
0
0
0
1
0
0
0
02
80
ECC
Normal
(15.625 µs)
Self refresh
13
14
15
SDRAM width
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
1
08
08
01
8M × 8
× 8
Error checking SDRAM width
SDRAM device attributes:
minimum clock delay for back-
to-back random column
addresses
1 CLK
16
17
SDRAM device attributes:
Burst lengths supported
1
0
0
0
0
0
0
0
1
0
1
1
1
0
1
0
8F
04
1, 2, 4, 8, full
page
SDRAM device attributes:
number of banks on SDRAM
device
4
18
19
20
21
SDRAM device attributes:
CE latency
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
1
0
0
0
0
1
1
0
06
01
01
00
2, 3
SDRAM device attributes:
S0 latency
0
SDRAM device attributes:
W latency
0
SDRAM module attributes
Non buffer
5
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Byte No. Function described
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Hex value Comments
22
SDRAM device attributes:
General
0
0
0
0
1
1
1
0
0E
VCC ± 10%
23
SDRAM cycle time
(2nd highest CE latency)
15 ns
1
1
1
1
0
0
0
0
F0
CL = 2
24
25
26
SDRAM access from Clock
(2nd highest CE latency)
9 ns
1
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
90
00
00
SDRAM cycle time
(3rd highest CE latency)
Undefined
SDRAM access from Clock
(3rd highest CE latency)
Undefined
27
28
29
30
31
Minimum row precharge time
Row active to row active min
RE to CE delay min
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
1
1
1
1
1
0
1
1
0
1
1
1
1
0
1
0
1
0
0
0
0
0
0
0
1E
14
1E
3C
10
30 ns
20 ns
30 ns
Minimum RE pulse width
60 ns
Density of each bank on
module
64M byte
32
33
Address and command signal
input setup time
0
0
0
0
1
0
1
1
0
0
0
1
0
0
0
1
30
15
3 ns
Address and command signal
input hold time
1.5 ns
34
35
Data signal input setup time
Data signal input hold time
0
0
0
0
0
0
0
×
0
0
0
0
1
0
0
×
1
0
0
0
0
0
0
×
1
1
0
1
1
0
0
×
0
0
0
0
1
0
0
×
0
1
0
0
1
1
0
×
0
0
0
1
1
1
0
×
0
1
0
0
1
1
0
×
30
15
00
12
5F
07
00
××
3 ns
1.5 ns
36 to 61 Superset information
Future use
Rev. 1.2A
95
62
63
64
SPD data revision code
Checksum for bytes 0 to 62
Manufacturer’s JEDEC ID code
HITACHI
65 to 71 Manufacturer’s JEDEC ID code
72
Manufacturing location
*3 (ASCII-
8bit code)
73
74
75
76
77
Manufacturer’s part number
Manufacturer’s part number
Manufacturer’s part number
Manufacturer’s part number
Manufacturer’s part number
0
0
0
0
0
1
1
0
0
1
0
0
1
1
0
0
0
1
1
0
1
0
0
0
0
0
0
1
0
0
0
1
0
1
0
0
0
1
0
1
48
42
35
32
41
H
B
5
2
A
6
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Byte No. Function described
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Hex value Comments
78
79
80
81
82
83
84
85
Manufacturer’s part number
Manufacturer’s part number
Manufacturer’s part number
Manufacturer’s part number
Manufacturer’s part number
Manufacturer’s part number
Manufacturer’s part number
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
1
1
1
0
0
1
1
1
0
1
1
0
0
0
1
1
0
1
1
0
0
1
0
0
1
0
0
1
0
1
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
1
1
0
0
38
39
44
42
2D
31
30
4C
8
9
D
B
—
1
0
Manufacturer’s part number
(L-version)
L
Manufacturer’s part number
Manufacturer’s part number
Manufacturer’s part number
Manufacturer’s part number
Manufacturer’s part number
Manufacturer’s part number
Revision code
0
0
0
0
0
0
0
0
×
0
0
0
0
0
0
0
0
×
1
1
1
1
1
1
1
1
×
0
0
0
0
0
0
1
0
×
0
0
0
0
0
0
0
0
×
0
0
0
0
0
0
0
0
×
0
0
0
0
0
0
0
0
×
0
0
0
0
0
0
0
0
×
20
20
20
20
20
20
30
20
××
(Space)
(Space)
(Space)
(Space)
(Space)
(Space)
Initial
86
87
88
89
90
91
92
93
Revision code
(Space)
Manufacturing date
Year code
(BCD)*4
94
Manufacturing date
×
×
×
×
×
×
×
×
××
Week code
(BCD)*4
6
95 to 98 Assembly serial number
99 to 125 Manufacturer specific data
*
5
—
0
—
1
—
1
—
0
—
0
—
1
—
1
—
0
—
66
06
*
126
127
Intel specification frequency
66 MHz
Intel specification CE# latency 0
0
0
0
0
1
1
0
CL = 2, 3
support
Notes: 1. All serial PD data are not protected. 0: Serial data, “driven Low”, 1: Serial data, “driven High”
These SPD are based on Intel specification (Rev.1.2A).
2. Regarding byte32 to 35, based on JEDEC Committee Ballot JC42.5-97-119.
3. Byte72 is manufacturing location code. (ex: In case of Japan, byte72 is 4AH. 4AH shows “J” on
ASCII code.)
4. Regarding byte93 and 94, based on JEDEC Committee Ballot JC42.5-97-135. BCD is “Binary
Coded Decimal”.
5. All bits of 99 through 125 are not defined (“1” or “0”).
6. Bytes 95 through 98 are assembly serial number.
7
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Block Diagram
RE, CE, W
S0
DQMB0
DQMB4
DQM
DQ
DQM
DQ
CS
CS
8
8
8
D0
D3
DQ0 to DQ7
DQ32 to DQ39
DQMB5
DQMB1
DQMU/L
DQ
DQM
DQ
CS
CS
8
DQ8 to DQ15
M0
D4
8
DQ40 to DQ47
DQMB6
CB0 to CB7
DQMB2
DQ
DQM
DQ
DQM
DQ
CS
CS
8
8
8
DQ16 to DQ23
D1
D5
DQ48 to DQ55
DQMB7
DQMB3
DQM
DQ
DQM
DQ
CS
CS
8
D2
D6
DQ24 to DQ31
DQ56 to DQ63
Serial PD
SDA
SCL
A0 to A11(D0 to D6, M0)
A13(D0 to D6, M0)
A0 to A11
BA0
SDA
SCL
U0
A0
A1
A2
A12 (D0 to D6, M0)
CKE (D0 to D6, M0)
BA1
CKE0
R0
CLK (D0)
CLK (D3)
CLK (M0)
CLK (D4)
CLK (D1)
CLK (D5)
CLK (D2)
CLK (D6)
V
SS
CK0
R1
Notes :
1. The SDA pull-up resistor is required due to
the open-drain/open-collector output.
2. The SCL pull-up resistor is recommended
because of the normal SCL line inacitve
"high" state.
R2
CK1
R3
V
V
CC
(D0 to D6, M0, U0)
CC
SS
* D0 to D6 : HM5264805TT/LTT
M0 : HM5212165TD/LTD
U0 : 2-kbit EEPROM
C0-C15
C100-C107
V
SS
(D0 to D6, M0, U0)
V
C0 to C15 : 0.33 µF
C100 to C107 : 0.1 µF
R0 to R3 : Resistors (10 Ω)
8
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Absolute Maximum Ratings
Parameter
Symbol
VT
Value
Unit
V
Note
Voltage on any pin relative to VSS
Supply voltage relative to VSS
Short circuit output current
Power dissipation
–0.5 to VCC + 0.5 (≤ 4.6 (max))
1
1
VCC
–0.5 to +4.6
50
V
Iout
PT
mA
W
8.0
Operating temperature
Storage temperature
Topr
Tstg
0 to +65
–55 to +125
°C
°C
Note: 1. Respect to VSS.
DC Operating Conditions (Ta = 0 to +65°C)
Parameter
Symbol
VCC
Min
3.0
0
Typ
3.3
0
Max
3.6
Unit
Notes
1, 2
Supply voltage
V
V
V
V
VSS
0
3
Input high voltage
VIH
2.0
–0.3
—
VCC + 0.3
0.8
1, 4, 5
1, 6
Input low voltage
VIL
—
Notes: 1. All voltage referred to VSS
2. The supply voltage with all VCC pins must be on the same level.
3. The supply voltage with all VSS pins must be on the same level.
4. CK, CKE, S, DQMB, DQ pins: VIH (max) = VCC + 0.5 V for pulse width ≤ 5 ns at VCC.
5. Others: VIH (max) = 4.6 V for pulse width ≤ 5 ns at VCC.
6. VIL (min) = –1.0 V for pulse width ≤ 5 ns at VSS.
9
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
DC Characteristics (Ta = 0 to 65°C, VCC = 3.3 V ± 0.3 V, VSS = 0 V)
HB52A89DB
Parameter
Symbol Min
Max
Unit
Test conditions
Notes
Operating current
(CE latency = 2)
Burst length = 1
tRC = min
1, 2, 3
ICC1
ICC1
—
—
—
—
585
630
27
mA
mA
mA
mA
(CE latency = 3)
Standby current in power down ICC2P
CKE0 = VIL, tCK = 15 ns
6
7
Standby current in power down ICC2PS
(input signal stable)
18
CKE0 = VIL, tCK = ∞
Standby current in non power ICC2N
down
—
—
—
180
54
mA
mA
mA
CKE0, S = VIH,
4
t
CK = 15 ns
Active standby current in power ICC3P
down
CKE0, S = VIH,
CK = 15 ns
1, 2, 6
1, 2, 4
t
Active standby current in non
power down
ICC3N
270
CKE0, S = VIH,
CK = 15 ns
t
Burst operating current
(CE latency = 2)
ICC4
ICC4
ICC5
ICC6
—
—
—
—
810
1080
990
18
mA
mA
mA
mA
tCK = min, BL = 4
1, 2, 5
(CE latency = 3)
Refresh current
tRC = min
3
8
Self refresh current
VIH ≥ VCC – 0.2 V
VIL ≤ 0.2 V
Self refresh current
(L-version)
ICC6
—
4.4
mA
Input leakage current
Output leakage current
ILI
–10
–10
10
10
µA
µA
0 ≤ Vin ≤ VCC
ILO
0 ≤ Vout ≤ VCC
DQ = disable
Output high voltage
Output low voltage
VOH
VOL
2.4
—
—
V
V
IOH = –2 mA
IOL = 2 mA
0.4
Notes: 1. ICC depends on output load condition when the device is selected. ICC (max) is specified at the
output open condition.
2. One bank operation.
3. Input signals are changed once per one clock.
4. Input signals are changed once per two clocks.
5. Input signals are changed once per four clocks.
6. After power down mode, CK0/CK1 operating current.
7. After power down mode, no CK0/CK1 operating current.
8. After self refresh mode set, self refresh current.
10
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Capacitance (Ta = 25°C, VCC = 3.3 V ± 0.3 V)
Parameter
Symbol
Max
55
Unit
pF
Notes
1, 2, 4
1, 2, 4
1, 2, 4
1, 2, 4
1, 2, 3, 4
Input capacitance (Address)
Input capacitance (RE, CE, W, S0, CKE0)
Input capacitance (CK0/CK1)
Input capacitance (DQMB0 to DQMB7)
CIN
CIN
CIN
CIN
55
pF
55
pF
20
pF
Input/Output capacitance (DQ0 to DQ63, CB0 to CB7) CI/O
20
pF
Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. Measurement condition: f = 1 MHz, 1.4 V bias, 200 mV swing.
3. DQMB = VIH to disable Data-out.
4. This parameter is sampled and not 100% tested.
AC Characteristics (Ta = 0 to 65°C, VCC = 3.3 V ± 0.3 V, VSS = 0 V)
HB52A89DB
Parameter
Symbol
Min
Max
Unit
Notes
System clock cycle time
(CE latency = 2)
tCK
Tclk
Tclk
Tch
Tcl
15
15
5
—
—
—
—
ns
1
(CE latency = 3)
tCK
CK0/CK1 high pulse width
CK0/CK1 low pulse width
tCKH
tCKL
ns
ns
1
1
5
Access time from CK0/CK1
(CE latency = 2)
tAC
tAC
tOH
—
—
2.5
2
9
ns
1, 2
(CE latency = 3)
9
Data-out hold time
—
—
7
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1, 2
CK0/CK1 to Data-out low impedance tLZ
CK0/CK1 to Data-out high impedance tHZ
1, 2, 3
—
3
1, 4
1
Data-in setup time
Data in hold time
Address setup time
Address hold time
CKE0 setup time
tDS
tDH
tAS
tAH
tCES
Tsi
—
—
—
—
—
—
—
—
Thi
Tsi
1.5
3
1
1
Thi
Tsi
1.5
3
1
1, 5
1
CKE0 setup time for power down exit tCESP
Tpde
Thi
Tsi
3
CKE0 hold time
tCEH
tCS
1.5
3
1
Command (S0, RE, CE, W, DQMB)
setup time
1
Command (S0, RE, CE, W, DQMB)
hold time
tCH
Thi
1.5
—
ns
1
11
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
HB52A89DB
Parameter
Symbol
Min
Max
Unit
Notes
Ref/Active to Ref/Active command
period
tRC
105
—
ns
1
Active to precharge command period tRAS
60
30
120000
—
ns
ns
1
1
Active command to column command tRCD
(same bank)
Precharge to active command period tRP
30
30
—
—
ns
ns
1
1
Write recovery or data in to precharge tDPL
lead time
Active (a) to Active (b) command
period
tRRD
20
—
ns
1
Transition time (rise to fall)
Refresh period
tT
1
5
ns
tREF
—
64
ms
Notes: 1. AC measurement assumes tT = 1 ns. Reference level for timing of input signals is 1.4 V.
2. Access time is measured at 1.4 V. Load condition is CL = 50 pF with current source.
3. tLZ (max) defines the time at which the outputs achieves the low impedance state.
4. tHZ (max) defines the time at which the outputs achieves the high impedance state.
5. tCES defines CKE0 setup time to CKE0 rising edge except power down exit command.
Test Conditions
•
•
Input and output timing reference levels: 1.4 V
Input waveform and output load: See following figures
2.8 V
80%
50 Ω
DQ
input
20%
+1.4 V
V
SS
CL
t
t
T
T
12
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Relationship Between Frequency and Minimum Latency
Parameter
HB52A89DB
Frequency (MHz)
66
15
2
tCK (ns)
Symbol
Notes
Active command to column command
(same bank)
IRCD
1
Active command to active command (same bank)
= [IRAS + IRP]
1
(CE latency = 2)
IRC
IRC
7
8
(CE latency = 3)
Active command to precharge command
(same bank)
1
(CE latency = 2)
IRAS
IRAS
IRP
4
5
2
(CE latency = 3)
Precharge command to active command
(same bank)
1
1
1
Write recovery or data input to precharge
command (same bank)
IDPL
IRRD
2
2
Active command to active command
(different bank)
Self refresh exit time
ISREX
IAPW
Tsrx
Tdal
2
5
2
Last data in to active command
(Auto precharge, same bank)
= [IDPL + IRP]
Self refresh exit to command input
ISEC
7
= [IRC]
3
Precharge command to high impedance
(CE latency = 2)
IHZP
IHZP
Troh
Troh
2
3
1
(CE latency = 3)
Last data out to active command (auto precharge) IAPR
(same bank)
Last data out to precharge (early precharge)
(CE latency = 2)
IEP
–1
–2
1
(CE latency = 3)
IEP
Column command to column command
Write command to data in latency
DQMB to data in
ICCD
IWCD
IDID
Tccd
Tdwd
Tdgm
0
0
DQMB to data out
(CE latency = 2)
IDOD
IDOD
ICLE
Tdgz
Tdgz
Tcke
2
3
1
(CE latency = 3)
CKE0 to CK0/CK1 disable
13
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Relationship Between Frequency and Minimum Latency (cont)
Parameter
HB52A89DB
Frequency (MHz)
66
15
3
tCK (ns)
Symbol
tRSA
Notes
Register set to active command
S0 to command disable
Power down exit to command input
Tmrd
ICDD
0
IPEC
1
Burst stop to output valid data hold
(CE latency = 2)
IBSR
IBSR
1
2
(CE latency = 3)
Burst stop to output high impedance
(CE latency = 2)
IBSH
IBSH
IBSW
2
3
0
(CE latency = 3)
Burst stop to write data ignore
Notes: 1. lRCD to lRRD are recommended value.
2. Be valid [DSEL] or [NOP] at next command of self refresh exit.
3. Except [DSEL] and [NOP]
14
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Pin Functions
CK0/CK1 (input pin): CK is the master clock input to this pin. The other input signals are referred at CK
rising edge.
S0 (input pin): When S is Low, the command input cycle becomes valid. When S is High, all inputs are
ignored. However, internal operations (bank active, burst operations, etc.) are held.
RE, CE and W (input pins): Although these pin names are the same as those of conventional DRAM
modules, they function in a different way. These pins define operation commands (read, write, etc.)
depending on the combination of their voltage levels. For details, refer to the command operation section.
A0 to A11 (input pins): Row address (AX0 to AX11) is determined by A0 to A11 level at the bank active
command cycle CK rising edge. Column address (AY0 to AY8) is determined by A0 to A8 level at the
read or write command cycle CK rising edge. And this column address becomes burst access start address.
A10 defines the precharge mode. When A10 = High at the precharge command cycle, both banks are
precharged. But when A10 = Low at the precharge command cycle, only the bank that is selected by
A12/A13 (BS) is precharged.
A12/A13 (input pin): A12/A13 is a bank select signal (BS). The memory array is divided into bank0,
bank1, bank2 and bank3. If A12 is Low and A13 is Low, bank0 is selected. If A12 is High and A13 is
Low, bank1 is selected. If A12 is Low and A13 is High, bank2 is selected. If A12 is High and A13 is
HIgh, bank3 is selected.
CKE0 (input pin): This pin determines whether or not the next CK is valid. If CKE is High, the next CK
rising edge is valid. If CKE is Low, the next CK rising edge is invalid. This pin is used for power-down
mode, clock suspend mode and self refresh mode.
DQMB0 to DQMB7 (input pins): Read operation: If DQMB is High, the output buffer becomes High-Z.
If the DQMB is Low, the output buffer becomes Low- Z (The latency of DQMB during reading is 2
clocks).
Write operation: If DQMB is High, the previous data is held (the new data is not written). If DQMB is
Low, the data is written (The latency of DQMB during writing is 0 clock).
DQ0 to DQ63 (DQ pins): Data is input to and output from these pins.
VCC (power supply pins): 3.3 V is applied.
VSS (power supply pins): Ground is connected.
15
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Command Operation
Command Truth Table
The SDRAM module recognizes the following commands specified by the S, RE, CE, W and address pins.
CKE0
A12/
A0
Command
Symbol
DESL
NOP
n - 1
H
n
×
×
×
×
×
×
×
×
×
×
V
×
S0
H
L
RE CE
W
×
A13 A10 to A11
Ignore command
No operation
×
×
×
×
×
×
L
×
×
×
V
V
V
V
V
×
×
×
V
H
H
H
H
H
H
H
L
H
H
L
H
L
×
Burst stop in full page
BST
H
L
×
Column address and read command READ
H
L
H
H
L
V
V
V
V
V
V
×
Read with auto-precharge
READ A
H
L
L
H
L
Column address and write command WRIT
H
L
L
Write with auto-precharge
Row address strobe and bank act.
Precharge select bank
Precharge all bank
WRIT A
H
L
L
L
H
V
L
ACTV
PRE
H
L
H
H
H
L
H
L
H
L
L
PALL
H
L
L
L
H
×
V
Refresh
REF/SELF H
MRS
L
L
H
L
×
Mode register set
H
L
L
L
V
Note: H: VIH. L: VIL. ×: VIH or VIL. V: Valid address input
Ignore command [DESL]: When this command is set (S0 is High), the SDRAM module ignore command
input at the clock. However, the internal status is held.
No operation [NOP]: This command is not an execution command. However, the internal operations
continue.
Burst stop in full-page [BST]: This command stops a full-page burst operation (burst length = full-page),
and is illegal otherwise. When data input/output is completed for a full page of data, it automatically
returns to the start address, and input/output is performed repeatedly.
Column address strobe and read command [READ]: This command starts a read operation. In
addition, the start address of burst read is determined by the column address and the bank select address
(BA). After the read operation, the output buffer becomes High-Z.
Read with auto-precharge [READ A]: This command automatically performs a precharge operation
after a burst read with a burst length of 1, 2, 4, or 8. When the burst length is full-page, this command is
illegal.
16
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Column address strobe and write command [WRIT]: This command starts a write operation. When the
burst write mode is selected, the column address and the bank select address (BA) become the burst write
start address. When the single write mode is selected, data is only written to the location specified by the
column address and the bank select address (BA).
Write with auto-precharge [WRIT A]: This command automatically performs a precharge operation
after a burst write with a length of 1, 2, 4, or 8, or after a single write operation. When the burst length is
full-page, this command is illegal.
Row address strobe and bank activate [ACTV]: This command activates the bank that is selected by
bank select address (BA) and determines the row address (AX0 to AX11). When A12 and A13 are Low,
bank0 is activated. When A12 is High and A13 is Low, bank1 is activated. When A12 is Low and A13 is
High, bank2 is activated. When A12 and A13 are High, bank3 is activated.
Precharge selected bank [PRE]: This command starts precharge operation for the bank selected by
A12/A13. If A12 and A13 are Low, bank0 is selected. If A12 is High and A13 is Low, bank1 is selected.
If A12 is Low and A13 is High, bank2 is selected. If A12 and A13 are High, bank3 is selected.
Precharge all banks [PALL]: This command starts a precharge operation for all banks.
Refresh [REF/SELF]: This command starts the refresh operation. There are two types of refresh
operation, the one is auto-refresh, and the other is self-refresh. For details, refer to the CKE0 truth table
section.
Mode register set [MRS]: The SDRAM module has a mode register that defines how it operates. The
mode register is specified by the address pins (A0 to A13) at the mode register set cycle. For details, refer
to the mode register configuration. After power on, the contents of the mode register are undefined,
execute the mode register set command to set up the mode register.
DQMB Truth Table
CKE0
Command
Symbol
ENB
n - 1
H
n
×
×
DQMB
Write enable/output enable
Write inhibit/output disable
Note: H: VIH. L: VIL. ×: VIH or VIL.
L
MASK
H
H
I
DOD is needed.
The SDRAM module can mask input/output data by means of DQMB During reading, the output buffer is
set to Low-Z by setting DQMB to Low, enabling data output. On the other hand, when DQMB is set to
High, the output buffer becomes High-Z, disabling data output. During writing, data is written by setting
DQMB to Low. When DQMB is set to High, the previous data is held (the new data is not written).
Desired data can be masked during burst read or burst write by setting DQMB. For details, refer to the
DQMB control section of the SDRAM module operating instructions.
17
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
CKE Truth Table
CKE0
Current state
Command
n-1
H
L
n
L
S0
H
×
RE
×
CE
×
W
×
Address
Active
Clock suspend mode entry
Clock suspend
×
×
×
×
×
×
×
×
×
×
×
Any
L
×
×
×
Clock suspend
Clock suspend mode exit
Auto refresh command REF
L
H
H
L
×
×
×
×
Idle
Idle
Idle
H
H
H
H
L
L
L
L
H
H
H
×
Self refresh entry
Power down entry
SELF
L
L
L
L
L
H
×
H
×
L
H
L
Self-refresh
Power down
Self refresh exit
Power down exit
SELFX
H
H
H
H
H
×
H
×
H
×
L
H
L
L
H
×
H
×
H
×
L
H
Note: H: VIH. L: VIL. ×: VIH or VIL.
Clock suspend mode entry: The SDRAM module enters clock suspend mode from active mode by
setting CKE to Low. The clock suspend mode changes depending on the current status (1 clock before) as
shown below.
ACTIVE clock suspend: This suspend mode ignores inputs after the next clock by internally maintaining
the bank active status.
READ suspend and READ with Auto-precharge suspend: The data being output is held (and continues
to be output).
WRITE suspend and WRIT with Auto-precharge suspend: In this mode, external signals are not
accepted. However, the internal state is held.
Clock suspend: During clock suspend mode, keep the CKE to Low.
Clock suspend mode exit: The SDRAM module exits from clock suspend mode by setting CKE to High
during the clock suspend state.
IDLE: In this state, all banks are not selected, and completed precharge operation.
Auto refresh command [REF]: When this command is input from the IDLE state, the SDRAM module
starts auto refresh operation. (The auto refresh is the same as the CBR refresh of conventional DRAM
module.) During the auto refresh operation, refresh address and bank select address are generated inside
the SDRAM module. For every auto refresh cycle, the internal address counter is updated. Accordingly,
4096 times are required to refresh the entire memory. Before executing the auto refresh command, all the
banks must be in the IDLE state. In addition, since the precharge for all banks is automatically performed
after auto refresh, no precharge command is required after auto refresh.
18
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Self refresh entry [SELF]: When this command is input during the IDLE state, the SDRAM module
starts self refresh operation. After the execution of this command, self refresh continues while CKE0 is
Low. Since self refresh is performed internally and automatically, external refresh operations are
unnecessary.
Power down mode entry: When this command is executed during the IDLE state, the SDRAM module
enters power down mode. In power down mode, power consumption is suppressed by cutting off the initial
input circuit.
Self refresh exit: When this command is executed during self refresh mode, the SDRAM module can exit
from self refresh mode. After exiting from self refresh mode, the SDRAM module enters the IDLE state.
Power down exit: When this command is executed at the power down mode, the SDRAM module can
exit from power down mode. After exiting from power down mode, the SDRAM module enters the IDLE
state.
Function Truth Table
The following table shows the operations that are performed when each command is issued in each mode of
the SDRAM module. The following table assumes that CKE is high.
Current state
S
H
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
RE CE
W
×
Address
Command
DESL
Operation
Precharge
×
×
×
Enter IDLE after tRP
Enter IDLE after tRP
NOP
H
H
H
H
L
H
H
L
H
L
×
NOP
×
BST
H
L
BA, CA, A10
READ/READ A ILLEGAL
L
BA, CA, A10
WRIT/WRIT A
ACTV
ILLEGAL
ILLEGAL
NOP
H
H
L
H
L
BA, RA
L
BA, A10
PRE, PALL
REF, SELF
MRS
L
H
L
×
ILLEGAL
ILLEGAL
NOP
L
L
MODE
Idle
×
×
×
×
DESL
H
H
H
H
L
H
H
L
H
L
×
NOP
NOP
×
BST
NOP
H
L
BA, CA, A10
BA, CA, A10
BA, RA
BA, A10
×
READ/READ A ILLEGAL
L
WRIT/WRIT A
ACTV
ILLEGAL
H
H
L
H
L
Bank and row active
NOP
L
PRE, PALL
REF, SELF
MRS
L
H
L
Refresh
L
L
MODE
Mode register set
19
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Current state
S
H
L
L
L
L
L
RE CE
W
×
Address
Command
DESL
Operation
NOP
Row active
×
×
×
H
H
H
H
L
H
H
L
H
L
×
NOP
NOP
×
BST
NOP
H
L
BA, CA, A10
BA, CA, A10
BA, RA
READ/READ A Begin read
L
WRIT/WRIT A
ACTV
Begin write
H
H
Other bank active
ILLEGAL on same bank*3
L
L
L
H
L
L
L
L
H
L
L
BA, A10
PRE, PALL
REF, SELF
MRS
Precharge
L
H
L
×
ILLEGAL
L
L
MODE
ILLEGAL
Read
×
×
×
×
DESL
Continue burst to end
Continue burst to end
Burst stop to full page
H
H
H
H
H
L
H
L
×
NOP
×
BST
H
BA, CA, A10
READ/READ A Continue burst read to CE latency
and new read
L
L
H
L
L
L
BA, CA, A10
BA, RA
WRIT/WRIT A
ACTV
Term burst read/start write
H
H
Other bank active
ILLEGAL on same bank*3
L
L
L
H
L
L
L
×
H
L
L
×
L
H
L
×
BA, A10
PRE, PALL
REF, SELF
MRS
Term burst read and Precharge
ILLEGAL
×
MODE
ILLEGAL
Read with
auto-precharge
×
DESL
Continue burst to end and
precharge
L
H
H
H
×
NOP
BST
Continue burst to end and
precharge
L
L
L
L
H
H
H
L
H
L
L
×
ILLEGAL
H
L
BA, CA, A10
BA, CA, A10
BA, RA
READ/READ A ILLEGAL
L
WRIT/WRIT A
ACTV
ILLEGAL
H
H
Other bank active
ILLEGAL on same bank*3
L
L
L
L
L
L
H
L
L
L
H
L
BA, A10
×
PRE, PALL
REF, SELF
MRS
ILLEGAL
ILLEGAL
ILLEGAL
MODE
20
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Current state
S
H
L
L
L
L
L
RE CE
W
×
Address
Command
DESL
Operation
Write
×
×
×
Continue burst to end
Continue burst to end
Burst stop on full page
H
H
H
H
L
H
H
L
H
L
×
NOP
×
BST
H
L
BA, CA, A10
BA, CA, A10
BA, RA
READ/READ A Term burst and new read
L
WRIT/WRIT A
ACTV
Term burst and new write
H
H
Other bank active
ILLEGAL on same bank*3
L
L
L
H
L
L
L
×
H
L
L
×
L
H
L
×
BA, A10
PRE, PALL
REF, SELF
MRS
Term burst write and precharge*2
×
ILLEGAL
ILLEGAL
MODE
Write with
auto-precharge
×
DESL
Continue burst to end and
precharge
L
H
H
H
×
NOP
BST
Continue burst to end and
precharge
L
L
L
L
H
H
H
L
H
L
L
×
ILLEGAL
H
L
BA, CA, A10
BA, CA, A10
BA, RA
READ/READ A ILLEGAL
L
WRIT/WRIT A
ACTV
ILLEGAL
H
H
Other bank active
ILLEGAL on same bank*3
L
L
L
H
L
L
L
×
H
L
L
×
L
H
L
×
BA, A10
PRE, PALL
REF, SELF
MRS
ILLEGAL
×
ILLEGAL
MODE
ILLEGAL
Refresh
×
DESL
Enter IDLE after tRC
(auto refresh)
L
L
L
L
L
L
L
L
H
H
H
H
L
H
H
L
H
L
×
NOP
BST
Enter IDLE after tRC
Enter IDLE after tRC
×
H
L
BA, CA, A10
BA, CA, A10
BA, RA
BA, A10
×
READ/READ A ILLEGAL
L
WRIT/WRIT A
ACTV
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
H
H
L
H
L
L
PRE, PALL
REF, SELF
MRS
L
H
L
L
L
MODE
Notes: 1. H: VIH. L: VIL. ×: VIH or VIL.
The other combinations are inhibit.
2. An interval of tDPL is required between the final valid data input and the precharge command.
3. If tRRD is not satisfied, this operation is illegal.
21
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
From PRECHARGE state, command operation
To [DESL], [NOR] or [BST]: When these commands are executed, the SDRAM module enters the IDLE
state after tRP has elapsed from the completion of precharge.
From IDLE state, command operation
To [DESL], [NOP], [BST], [PRE] or [PALL]: These commands result in no operation.
To [ACTV]: The bank specified by the address pins and the ROW address is activated.
To [REF], [SELF]: The SDRAM module enters refresh mode (auto refresh or self refresh).
To [MRS]: The SDRAM module enters the mode register set cycle.
From ROW ACTIVE state, command operation
To [DESL], [NOP] or [BST]: These commands result in no operation.
To [READ], [READ A]: A read operation starts. (However, an interval of tRCD is required.)
To [WRIT], [WRIT A]: A write operation starts. (However, an interval of tRCD is required.)
To [ACTV]: This command makes the other bank active. (However, an interval of tRRD is required.)
Attempting to make the currently active bank active results in an illegal command.
To [PRE], [PALL]: These commands set the SDRAM module to precharge mode. (However, an interval
of tRAS is required.)
From READ state, command operation
To [DESL], [NOP]: These commands continue read operations until the burst operation is completed.
To [BST]: This command stops a full-page burst.
To [READ], [READ A]: Data output by the previous read command continues to be output. After CE
latency, the data output resulting from the next command will start.
To [WRIT], [WRIT A]: These commands stop a burst read, and start a write cycle.
To [ACTV]: This command makes other banks bank active. (However, an interval of tRRD is required.)
Attempting to make the currently active bank active results in an illegal command.
To [PRE], [PALL]: These commands stop a burst read, and the SDRAM module enters precharge mode.
22
HB52A89DB Series
From READ with AUTO PRECHARGE state, command operation
To [DESL], [NOP]: These commands continue read operations until the burst operation is completed, and
the SDRAM module then enters precharge mode.
To [ACTV]: This command makes other banks bank active. (However, an interval of tRRD is required.)
Attempting to make the currently active bank active results in an illegal command.
From WRITE state, command operation
To [DESL], [NOP]: These commands continue write operations until the burst operation is completed.
To [BST]: This command stops a full-page burst.
To [READ], [READ A]: These commands stop a burst and start a read cycle.
To [WRIT], [WRIT A]: These commands stop a burst and start the next write cycle.
To [ACTV]: This command makes the other bank active. (However, an interval of tRRD is required.)
Attempting to make the currently active bank active results in an illegal command.
To [PRE], [PALL]: These commands stop burst write and the SDRAM module then enters precharge
mode.
From WRITE with AUTO-PRECHARGE state, command operation
To [DESL], [NOP]: These commands continue write operations until the burst is completed, and the
SDRAM module enters precharge mode.
To [ACTV]: This command makes the other bank active. (However, an interval of tRRD is required.)
Attempting to make the currently active bank active results in an illegal command.
From REFRESH state, command operation
To [DESL], [NOP], [BST]: After an auto-refresh cycle (after tRC), the SDRAM module automatically
enters the IDLE state.
23
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Simplified State Diagram
SELF
REFRESH
SR ENTRY
SR EXIT
*1
MRS
REFRESH
MODE
REGISTER
SET
AUTO
IDLE
REFRESH
CKE
CKE_
IDLE
POWER
DOWN
ACTIVE
ACTIVE
CLOCK
SUSPEND
CKE_
CKE
ROW
ACTIVE
BST
(on full page)
BST
(on full page)
WRITE
READ
Write
WRITE
WITH
AP
READ
WITH
AP
Read
CKE_
CKE_
WRITE
SUSPEND
READ
READ
SUSPEND
WRITE
READ
WRITE
CKE
CKE
READ
WITH AP
WRITE
WITH AP
WRITE
WITH AP
READ
WITH AP
PRECHARGE
CKE_
CKE_
WRITEA
SUSPEND
READA
SUSPEND
WRITEA
READA
CKE
CKE
PRECHARGE PRECHARGE
POWER
APPLIED
POWER
ON
PRECHARGE
PRECHARGE
Automatic transition after completion of command.
Transition resulting from command input.
Note: 1. After the auto-refresh operation, precharge operation is performed automatically and
enter the IDLE state.
24
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Mode Register Configuration
The mode register is set by the input to the address pins (A0 to A13) during mode register set cycles. The
mode register consists of five sections, each of which is assigned to address pins.
A13, A12, A11, A10, A9, A8: (OPCODE): The SDRAM module has two types of write modes. One is
the burst write mode, and the other is the single write mode. These bits specify write mode.
Burst read and burst write: Burst write is performed for the specified burst length starting from the
column address specified in the write cycle.
Burst read and single write: Data is only written to the column address specified during the write cycle,
regardless of the burst length.
A7: Keep this bit Low at the mode register set cycle. If this pin is high, the vender test mode is set.
A6, A5, A4: (LMODE): These pins specify the CE latency.
A3: (BT): A burst type is specified. When full-page burst is performed, only “sequential” can be
selected.
A2, A1, A0: (BL): These pins specify the burst length.
A12
A11
OPCODE
A13
A10
A9
A8
A7
0
A6
A5
A4
A3
BT
A2
A1
BL
A0
LMODE
A6 A5 A4 CAS Latency
A3 Burst Type
Burst Length
BT=0 BT=1
A2 A1 A0
R
R
2
0
0
0
0
1
0
0
1
1
X
0
1
0
1
X
0
1
Sequential
Interleave
1
2
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
2
3
4
4
R
8
8
R
R
R
R
R
R
A9 A8
Write mode
A10
A13 A12
A11
R
0
0
1
1
0
1
0
1
Burst read and burst write
0
X
X
X
0
X
X
X
0
X
X
X
0
X
X
X
F.P.
R
Burst read and single write
R
F.P. = Full Page
R is Reserved (inhibit)
X: 0 or 1
25
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Burst Sequence
Burst length = 2
Burst length = 4
Starting Ad. Addressing(decimal)
Starting Ad. Addressing(decimal)
A0
0
Sequential Interleave
A1
0
A0 Sequential
Interleave
0, 1,
1, 0,
0, 1,
1, 0,
0
1
0
1
0, 1, 2, 3,
1, 2, 3, 0,
2, 3, 0, 1,
0, 1, 2, 3,
1, 0, 3, 2,
2, 3, 0, 1,
3, 2, 1, 0,
1
0
1
1
3,
0, 1, 2,
Burst length = 8
Starting Ad.
Addressing(decimal)
A2 A1 A0 Sequential
Interleave
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0, 1, 2, 3, 4, 5, 6, 7,
1, 2, 3, 4, 5, 6, 7, 0,
2, 3, 4, 5, 6, 7, 0, 1,
3, 4, 5, 6, 7, 0, 1, 2,
4, 5, 6, 7, 0, 1, 2, 3,
5, 6, 7, 0, 1, 2, 3, 4,
6, 7, 0, 1, 2, 3, 4, 5,
7, 0, 1, 2, 3, 4, 5, 6,
0, 1, 2, 3, 4, 5, 6, 7,
1, 0, 3, 2, 5, 4, 7, 6,
2, 3, 0, 1, 6, 7, 4, 5,
3, 2, 1, 0, 7, 6, 5, 4,
4, 5, 6, 7, 0, 1, 2, 3,
5, 4, 7, 6, 1, 0, 3, 2,
6, 7, 4, 5, 2, 3, 0, 1,
7, 6, 5, 4, 3, 2, 1, 0,
26
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Operation of the SDRAM module
Read/Write Operations
Bank active: Before executing a read or write operation, the corresponding bank and the row address must
be activated by the bank active (ACTV) command. Bank0, bank1, bank2 or bank3 is activated according
to the status of the bank select address pin, and the row address (AX0 to AX11) is activated by the A0 to
A11 pins at the bank active command cycle. An interval of tRCD is required between the bank active
command input and the following read/write command input.
Read operation: A read operation starts when a read command is input. Output buffer becomes Low-Z in
the (CE Latency-1) cycle after read command set. The SDRAM module can perform a burst read
operation. The burst length can be set to 1, 2, 4, 8 or full-page. The start address for a burst read is
specified by the column address and the bank select address (BA) at the read command set cycle. In a read
operation, data output starts after the number of clocks specified by the CE Latency. The CE Latency can
be set to 2 or 3. When the burst length is 1, 2, 4, or 8, full-page, the Dout buffer automatically becomes
High-Z at the next clock after the successive burst-length data has been output. The CE latency and burst
length must be specified at the mode register.
CE Latency
CK
t
RCD
Command
Address
READ
ACTV
Row
Column
out 3
out 1 out 2
out 0
out 1 out 2
CL = 2
CL = 3
Dout
out 3
out 0
CL = CE latency
Burst Length = 4
27
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Burst Length
CK
t
RCD
Command
Address
ACTV
Row
READ
Column
out 0
BL = 1
out 0 out 1
BL = 2
BL = 4
BL = 8
out 3
out 3
out 0 out 1 out 2
out 0 out 1 out 2
Dout
out 5 out 6 out 7
out 4
out 0-1
out 0 out 1 out 2 out 3 out 4
out 6 out 7 out 8
out 0 out 1
out 5
BL = full page
BL : Burst Length
CE Latency = 3
Write operation: Burst write or single write mode is selected by the OPCODE (A13, A12, A11, A10, A9,
A8) of the mode register.
Burst write
A burst write operation is enabled by setting OPCODE (A9, A8) to (0, 0). A burst write starts in the same
clock as a write command set. (The latency of data input is 0 clock.) The burst length can be set to 1, 2, 4,
8, and full-page, like burst read operations. The write start address is specified by the column address and
the bank select address (BA) at the write command set cycle.
CK
t
RCD
Command
Address
ACTV
Row
WRIT
Column
in 0
in 0
BL = 1
in 1
in 1
in 1
BL = 2
BL = 4
BL = 8
in 3
in 0
in 0
in 2
in 2
Din
in 5
in 5
in 6 in 7
in 6 in 7
in 3 in 4
in 4
in 3
in 8
in 0
in 1
in 0 in 1 in 2
in 0-1
BL = full page
CE Latency = 2, 3
28
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Single write
A single write operation is enabled by setting OPCODE (A9, A8) to (1, 0). In a single write operation, data
is only written to the column address and the bank select address (BA) specified by the write command set
cycle without regard to the burst length setting. (The latency of data input is 0 clock).
CK
t
RCD
Command
WRIT
ACTV
Row
Column
in 0
Address
Din
CE Latency = 2, 3
Burst Length = 1, 2, 4, 8, full page
Auto Precharge
Read with auto precharge: In this operation, since precharge is automatically performed after completing
a read operation, a precharge command need not be executed after each read operation. The command
executed for the same bank after the execution of this command must be the bank active (ACTV)
command. In addition, an interval defined by IAPR is required before execution of the next command.
CE latency
Precharge start cycle
3
2
2 cycle before the final data is output
1 cycle before the final data is output
Burst Read (Burst Length = 4)
CK
CL=2 Command
Dout
ACTV
READ A
ACTV
l
RAS
out0
out1
out2
out3
l
APR
CL=3 Command
Dout
ACTV
READ A
ACTV
l
RAS
out0
out1
out2
out3
l
APR
Note: Internal auto-precharge starts at the timing indicated by " ".
And an interval of t (l ) is required between previous active (ACTV) command and internal precharge
"
".
RAS RAS
29
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Write with auto-precharge: In this operation, since precharge is automatically performed after
completing a burst write or single write operation, a precharge command need not be executed after each
write operation. The command executed for the same bank after the execution of this command must be the
bank active (ACTV) command. In addition, an interval of lAPW is required between the final valid data
input and input of next command.
Burst Write (Burst Length = 4)
CK
WRIT A
ACTV
ACTV
Command
Din
IRAS
in0 in1 in2 in3
lAPW
Note: Internal auto-precharge starts at the timing indicated by " ".
and an interval of tRAS (lRAS) is required between previous active (ACTV) command
and internal precharge " ".
Single Write
CK
WRIT A
ACTV
ACTV
Command
IRAS
Din
in
lAPW
Note: Internal auto-precharge starts at the timing indicated by " ".
and an interval of tRAS (lRAS) is required between previous active (ACTV) command
and internal precharge " ".
30
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Full-page Burst Stop
Burst stop command during burst read: The burst stop (BST) command is used to stop data output
during a full-page burst. The BST command sets the output buffer to High-Z and stops the full-page burst
read. The timing from command input to the last data changes depending on the CE latency setting. In
addition, the BST command is valid only during full-page burst mode, and is invalid with burst lengths 1,
2, 4 and 8.
CE latency
BST to valid data
BST to high impedance
2
3
1
2
2
3
CE Latency = 2, Burst Length = full page
CK
BST
Command
Dout
out
out
out
out
out
out
l
= 2 clocks
BSH
l
= 1 clock
BSR
CE Latency = 3, Burst Length = full page
CK
BST
Command
Dout
out
out
out
out
out
out
out
l
= 3 clocks
BSH
l
= 2 clocks
BSR
31
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Burst stop command at burst write: The burst stop command (BST command) is used to stop data input
during a full-page burst write. No data is written in the same clock as the BST command and in subsequent
clocks. In addition, the BST command is only valid during full-page burst mode, and is invalid with burst
lengths of 1, 2, 4 and 8. And an interval of tDPL is required between last data-in and the next precharge
command.
Burst Length = full page
CK
BST
PRE/PALL
Command
Din
in
in
t
DPL
I
= 0 clock
BSW
32
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Command Intervals
Read command to Read command interval:
1. Same bank, same ROW address: When another read command is executed at the same ROW address
of the same bank as the preceding read command execution, the second read can be performed after an
interval of no less than 1 clock. Even when the first command is a burst read that is not yet finished, the
data read by the second command will be valid.
READ to READ Command Interval (same ROW address in same bank)
CK
Command
READ
ACTV
Row
READ
Column B
Column A
Address
BA
Dout
out A0
out B2 out B3
out B0 out B1
Column =B
Dout
Bank0
Active
Column =A Column =B Column =A
Read Read Dout
CE Latency = 3
Burst Length = 4
Bank 0
2. Same bank, different ROW address: When the ROW address changes on same bank, consecutive
read commands cannot be executed; it is necessary to separate the two read commands with a precharge
command and a bank-active command.
3. Different bank: When the bank changes, the second read can be performed after an interval of no less
than 1 clock, provided that the other bank is in the bank-active state. Even when the first command is a
burst read that is not yet finished, the data read by the second command will be valid.
READ to READ Command Interval (different bank)
CK
Command
Address
READ READ
ACTV
Row 0
ACTV
Column A
Column B
Row 1
BA
Dout
out A0
out B2 out B3
out B0 out B1
Bank3
Dout
Bank0
Dout
Bank0
Active
Bank3 Bank0 Bank3
Active Read Read
CE Latency = 3
Burst Length = 4
33
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Write command to Write command interval:
1. Same bank, same ROW address: When another write command is executed at the same ROW
address of the same bank as the preceding write command, the second write can be performed after an
interval of no less than 1 clock. In the case of burst writes, the second write command has priority.
WRITE to WRITE Command Interval (same ROW address in same bank)
CK
Command
Address
WRIT
ACTV
Row
WRIT
Column B
Column A
BA
Din
in A0
in B2 in B3
in B0 in B1
Bank0
Active
Column =A Column =B
Write Write
Burst Write Mode
Burst Length = 4
Bank 0
2. Same bank, different ROW address: When the ROW address changes, consecutive write commands
cannot be executed; it is necessary to separate the two write commands with a precharge command and a
bank-active command.
3. Different bank: When the bank changes, the second write can be performed after an interval of no less
than 1 clock, provided that the other bank is in the bank-active state. In the case of burst write, the second
write command has priority.
WRITE to WRITE Command Interval (different bank)
CK
Command
Address
ACTV
Row 0
ACTV
WRIT WRIT
Column A
Row 1
Column B
BA
Din
in A0
in B2 in B3
in B0 in B1
Burst Write Mode
Burst Length = 4
Bank0
Active
Bank3 Bank0 Bank3
Active Write Write
34
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Read command to Write command interval:
1. Same bank, same ROW address: When the write command is executed at the same ROW address of
the same bank as the preceding read command, the write command can be performed after an interval of no
less than 1 clock. However, DQMB must be set High so that the output buffer becomes High-Z before data
input.
READ to WRITE Command Interval (1)
CK
Command
READ WRIT
CL=2
DQMB
CL=3
Din
Dout
in B0
in B3
in B1 in B2
Burst Length = 4
Burst write
High-Z
READ to WRITE Command Interval (2)
CK
Command
DQMB
READ
WRIT
2 clock
High-Z
High-Z
CL=2
Dout
CL=3
Din
2. Same bank, different ROW address: When the ROW address changes, consecutive write commands
cannot be executed; it is necessary to separate the two commands with a precharge command and a bank-
active command.
3. Different bank: When the bank changes, the write command can be performed after an interval of no
less than 1 clock, provided that the other bank is in the bank-active state. However, DQMB must be set
High so that the output buffer becomes High-Z before data input.
35
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Write command to Read command interval:
1. Same bank, same ROW address: When the read command is executed at the same ROW address of
the same bank as the preceding write command, the read command can be performed after an interval of no
less than 1 clock. However, in the case of a burst write, data will continue to be written until one cycle
before the read command is executed.
WRITE to READ Command Interval (1)
CK
Command
DQMB
WRIT
in A0
READ
Din
Dout
out B0
out B1
out B2
out B3
Column = A
Write
Burst Write Mode
CE Latency = 2
Burst Length = 4
Bank 0
CE Latency
Column = B
Dout
Column = B
Read
WRITE to READ Command Interval (2)
CK
WRIT
in A0
READ
Command
DQMB
Din
in A1
Dout
out B0
out B1
out B2
out B3
Burst Write Mode
CE Latency = 2
Burst Length = 4
Bank 0
Column = A
Write
CE Latency
Column = B
Dout
Column = B
Read
2. Same bank, different ROW address: When the ROW address changes, consecutive read commands
cannot be executed; it is necessary to separate the two commands with a precharge command and a bank-
active command.
3. Different bank: When the bank changes, the read command can be performed after an interval of no
less than 1 clock, provided that the other bank is in the bank-active state. However, in the case of a burst
write, data will continue to be written until one clock before the read command is executed (as in the case
of the same bank and the same address).
Read command to Precharge command interval (same bank): When the precharge command is
executed for the same bank as the read command that preceded it, the minimum interval between the two
36
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
commands is one clock. However, since the output buffer then becomes High-Z after the clocks defined by
IHZP, there is a case of interruption to burst read data output will be interrupted, if the precharge command is
input during burst read. To read all data by burst read, the clocks defined by IEP must be assured as an
interval from the final data output to precharge command execution.
READ to PRECHARGE Command Interval (same bank): To output all data
CE Latency = 2, Burst Length = 4
CK
PRE/PALL
out A2
Command
Dout
READ
out A0
out A1
out A3
CL=2
lEP = -1 cycle
CE Latency = 3, Burst Length = 4
CK
PRE/PALL
out A1
READ
Command
Dout
out A0
out A2
out A3
CL=3
lEP = -2 cycle
37
HB52A89DB Series
READ to PRECHARGE Command Interval (same bank): To stop output data
CE Latency = 2, Burst Length = 1, 2, 4, 8, full pqge burst
CK
Command
Dout
READ
PRE/PALL
High-Z
out A0
lHZP = 2
CE Latency = 3, Burst Length = 1, 2, 4, 8, full pqge burst
CK
PRE/PALL
Command
Dout
READ
High-Z
out A0
lHZP = 3
38
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Write command to Precharge command interval (same bank): When the precharge command is
executed for the same bank as the write command that preceded it, the minimum interval between the two
commands is 1 clock. However, if the burst write operation is unfinished, the input data must be masked
by means of DQMB for assurance of the clock defined by tDPL
.
WRITE to PRECHARGE Command Interval (same bank)
Burst Length = 4 (To stop write operation)
CK
PRE/PALL
Command
DQMB
WRIT
Din
t
DPL
CK
Command
DQMB
PRE/PALL
WRIT
Din
in A0
in A1
t
DPL
Burst Length = 4 (To write all data)
CK
PRE/PALL
Command
DQMB
WRIT
in A0
Din
in A1
in A2
in A3
t
DPL
39
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Bank active command interval:
1. Same bank: The interval between the two bank-active commands must be no less than tRC.
Bank active to bank active for same bank
CK
Command
Address
BA
ACTV
ROW
ACTV
ROW
t
RC
Bank 0
Active
Bank 0
Active
2. In the case of different bank-active commands: The interval between the two bank-active commands
must be no less than tRRD
.
Bank active to bank active for different bank
CK
ACTV
ACTV
Command
Address
ROW:0
ROW:1
BA
t
RRD
Bank 0
Active
Bank 3
Active
40
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Mode register set to Bank-active command interval: The interval between setting the mode register and
executing a bank-active command must be no less than lRSA
.
CK
Command
Address
MRS
ACTV
CODE
BS & ROW
I
RSA
Mode
Bank
Register Set Active
41
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
DQMB Control
The DQMB mask the lower and upper bytes of the DQ data, respectively. The timing of DQMB is
different during reading and writing.
Reading: When data is read, the output buffer can be controlled by DQMB. By setting DQMB to Low,
the output buffer becomes Low-Z, enabling data output. By setting DQMB to High, the output buffer
becomes High-Z, and the corresponding data is not output. However, internal reading operations continue.
The latency of DQMB during reading is 2 clocks.
CK
DQMB
High-Z
Dout
out 0
l
out 1
out 3
= 2 Latency
DOD
Writing: Input data can be masked by DQMB. By setting DQMB to Low, data can be written. In
addition, when DQMB is set to High, the corresponding data is not written, and the previous data is held.
The latency of DQMB during writing is 0 clock.
CK
DQMB
Din
in 3
in 0
in 1
l
= 0 Latency
DID
42
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Refresh
Auto-refresh: All the banks must be precharged before executing an auto-refresh command. Since the
auto-refresh command updates the internal counter every time it is executed and determines the banks and
the ROW addresses to be refreshed, external address specification is not required. The refresh cycle is
4096 cycles/64 ms. (4096 cycles are required to refresh all the ROW addresses.) The output buffer
becomes High-Z after auto-refresh start. In addition, since a precharge has been completed by an internal
operation after the auto-refresh, an additional precharge operation by the precharge command is not
required.
Self-refresh: After executing a self-refresh command, the self-refresh operation continues while CKE is
held Low. During self-refresh operation, all ROW addresses are refreshed by the internal refresh timer. A
self-refresh is terminated by a self-refresh exit command. Before and after self-refresh mode, execute auto-
refresh to all refresh addresses in or within 64 ms period on the condition (1) and (2) below.
(1) Enter self-refresh mode within 15.6 µs after either burst refresh or distributed refresh at equal interval
to all refresh addresses are completed.
(2) Start burst refresh or distributed refresh at equal interval to all refresh addresses within 15.6 µs after
exiting from self-refresh mode.
Others
Power-down mode: The SDRAM module enters power-down mode when CKE goes Low in the IDLE
state. In power down mode, power consumption is suppressed by deactivating the input initial circuit.
Power down mode continues while CKE is held Low. In addition, by setting CKE to High, the SDRAM
module exits from the power down mode, and command input is enabled from the next clock. In this
mode, internal refresh is not performed.
Clock suspend mode: By driving CKE to Low during a bank-active or read/write operation, the SDRAM
module enters clock suspend mode. During clock suspend mode, external input signals are ignored and the
internal state is maintained. When CKE is driven High, the SDRAM module terminates clock suspend
mode, and command input is enabled from the next clock. For details, refer to the “CKE Truth Table”.
Power-up sequence: The SDRAM module should be initialized by the following sequence with power up.
The CK, CKE, S, DQMB and DQ pins keep low till power stabilizes.
The CK pin is stabilized within 100 µs after power stabilizes before the following initialization sequence.
The CKE and DQMB is driven to high between power stabilizes and the initialization sequence.
This SDRAM module has VCC clamp diodes for CK, CKE, S DQMB and DQ pins. If these pins go high
before power up, the large current flows from these pins to VCC through the diodes.
Initialization sequence: When 200 µs or more has past after the above power on, all banks must be
precharged using the precharge command (PALL). After tRP delay, set 8 or more auto refresh commands
(REF). Set the mode register set command (MRS) to initialize the mode register. We recommend that by
keeping DQM, DQMU/DQML to High, the output buffer becomes High-Z during Initialization sequence,
to avoid DQ bus contention on memory system formed with a number of device.
43
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Initialization sequence
Power up sequence
100 µs
200 µs
VCC 0 V
Low
Low
Low
CKE, DQMB
CK
S, DQ
Power stabilize
44
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Timing Waveforms
Read Cycle
t
CK
t
t
CKH CKL
CK
t
RC
V
IH
CKE
t
RAS
t
RP
t
RCD
t
t
t
t
t
t
t
t
t
CH
CH
CH
CH
t
CS
CS
CS
CS
CH
CS
S
t
t
t
t
t
t
t
t
t
t
t
t
CH
CH
CH
CH
CH
CH
CS
CS
CS
CS
CS
CS
RE
t
t
t
t
CH
CH
CS
CS
CE
t
t
t
t
CH
CS
CH
CS
t
t
CH
CS
W
t
t
t
t
t
t
t
t
t
t
t
t
t
t
AH
AH
AH
AH
AH
AH
AH
AS
AS
AS
AS
AS
AS
AS
BA
t
t
t
t
AH
AH
AS
AS
A10
t
t
t
t
AH
AS
AH
AS
Address
t
t
CH
CS
DQMB
Din
t
t
t
t
AC
AC
AC
HZ
Dout
t
AC
t
OH
t
t
t
CE latency = 2
OH
OH
OH
t
LZ
Burst length = 4
Bank 0 access
= V or V
Bank 0
Read
Bank 0
Active
Bank 0
Precharge
IH
IL
45
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Write Cycle
t
CK
t
t
CKH CKL
CK
t
RC
V
IH
CKE
t
t
RAS
RP
t
RCD
t
t
t
t
t
t
CH
CH
CH
CS
CS
CS
t
t
t
t
t
t
t
t
CH
CH
CH
CH
CS
CS
CS
CS
S
t
t
t
t
CH
CH
CS
CS
RE
t
t
t
t
t
t
CH
CH
CH
CS
CS
CS
t
t
CH
CS
CE
W
t
t
CH
CS
t
t
t
t
t
t
t
t
CH
AH
CH
AH
CS
AS
CS
AS
t
t
t
t
t
t
t
t
AH
AH
AH
AH
AS
AS
AS
AS
BA
t
t
t
t
t
t
AH
AH
AH
AS
AS
AS
A10
t
t
t
t
AH
AH
AS
AS
Address
t
t
t
CH
CS
DQMB
Din
t
t
DH
t
DS
DH
t
t
t
DS
t
DH
DS
DH
DS
t
DPL
Dout
Bank 0
Precharge
Bank 0
Write
CE latency = 2
Burst length = 4
Bank 0 access
Bank 0
Active
= V or V
IH
IL
46
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Mode Register Set Cycle
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
CK
CKE
S
V
IH
RE
CE
W
BA
code
C: b’
Address
DQMB
valid
C: b
R: b
b’+3
b+3
b’+1 b’+2
b’
Dout
Din
b
High-Z
l
RSA
l
l
RCD
RP
Output mask
l
= 3
RCD
Precharge
If needed
Mode
register
Set
Bank 3
Active
Bank 3
Read
CE latency = 3
Burst length = 4
= V or V
IH
IL
47
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Read Cycle/Write Cycle
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20
CK
V
IH
Read cycle
CKE
RE-CE delay = 3
CE latency = 3
Burst length = 4
S
RE
= V or V
IH
IL
CE
W
BA
Address
R:a
C:a
R:b
C:b
C:b'
C:b"
DQMB
Dout
Din
a
a+1 a+2 a+3
b
b+1 b+2 b+3 b' b'+1 b" b"+1 b"+2 b"+3
High-Z
Bank 0
Active
Bank 0
Read
Bank 3
Active
Bank 3 Bank 0
Bank 3
Read
Bank 3
Read
Bank 3
Precharge
Read
Precharge
V
IH
CKE
Write cycle
RE-CE delay = 3
CE latency = 3
Burst length = 4
S
RE
= V or V
IH
IL
CE
W
BA
Address
DQMB
Dout
R:a
C:a
a
R:b
C:b
C:b'
C:b"
High-Z
Din
a+1 a+2 a+3
b
b+1 b+2 b+3 b'
b'+1 b" b"+1b"+2 b"+3
Bank 0
Active
Bank 0
Write
Bank 3
Active
Bank 3
Write
Bank 0
Precharge
Bank 3
Write
Bank 3
Write
Bank 3
Precharge
48
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Read/Single Write Cycle
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20
CK
V
IH
CKE
S
RE
CE
W
BA
Address
DQMB
Din
R:a
C:a
R:b
C:a' C:a
a
Dout
a
a+1 a+2 a+3
a
a+1 a+2 a+3
Bank 0
Active
Bank 0
Read
Bank 3
Active
Bank 0 Bank 0
Write Read
Bank 0
Precharge
Bank 3
Precharge
V
IH
CKE
S
RE
CE
W
BA
R:a
C:a
R:b
C:a
C:b C:c
Address
DQMB
a
b
c
Din
Dout
a
a+1
a+3
Bank 0
Active
Bank 0
Read
Bank 0
Write
Bank 0 Bank 0
Write Write
Bank 0
Precharge
Bank 3
Active
Read/Single write
RE, CE delay = 3
CE latency = 3
Burst length = 4
= V or V
IH
IL
49
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Read/Burst Write Cycle
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20
CK
CKE
S
RE
CE
W
BA
Address
DQMB
R:a
C:a
R:b
C:a'
a
a+1 a+2 a+3
Din
Dout
a
a+1 a+2 a+3
Bank 0
Active
Bank 0
Read
Bank 3
Active
Clock
suspend
Bank 0
Precharge
Bank 3
Precharge
Bank 0
Write
V
CKE
IH
S
RE
CE
W
BA
R:a
C:a
R:b
C:a
a
Address
DQMB
a+1 a+2 a+3
Din
Dout
a
a+1
a+3
Bank 0
Active
Bank 0
Read
Bank 0
Write
Bank 0
Precharge
Bank 3
Active
Read/Burst write
RE, CE delay = 3
CE latency = 3
Burst length = 4
= V or V
IH
IL
50
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Full Page Read/Write Cycle
CK
V
IH
CKE
Read cycle
RE, CE delay = 3
S
CE latency = 3
RE
Burst length = full page
= V or V
IH
IL
CE
W
BA
R:a
C:a
R:b
Address
DQMB
Dout
a
a+1
a+2 a+3
High-Z
Din
Bank 0
Active
Bank 0
Read
Bank 3
Active
Bank 3
Precharge
Burst stop
V
CKE
IH
Write cycle
RE, CE delay = 3
S
CE latency = 3
Burst length = full page
RE
= V or V
IH
IL
CE
W
BA
R:a
C:a
R:b
Address
DQMB
Dout
High-Z
Din
a
a+1
a+2 a+3
Bank 3
a+4
a+5 a+6
Bank 0
Active
Bank 0
Write
Burst stop
Bank 3
Precharge
Active
51
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Auto Refresh Cycle
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
CK
CKE
S
V
IH
RE
CE
W
BA
Address
DQMB
Din
C:a
A10=1
R:a
a
a+1
High-Z
Dout
t
t
RC
t
RP
RC
Refresh cycle and
Read cycle
Active
Bank 0
Read
Bank 0
Auto Refresh
Precharge
If needed
Auto Refresh
RE, CE delay = 2
CE latency = 2
Burst length = 4
= V or V
IH
IL
Self Refresh Cycle
CK
CKE
S
l
SREX
CKE Low
RE
CE
W
BA
Address
A10=1
DQMB
Din
High-Z
t
Dout
t
RP
t
RC
RC
Self refresh cycle
RE, CE delay = 3
CE latency = 3
Auto
refresh
Self refresh entry
command
Precharge command
If needed
Next
Self refresh exit
ignore command
or No operation
Next
Self refresh entry
command
clock
clock
enable
enable
Burst length = 4
= V or V
IH
IL
52
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Clock Suspend Mode
t
t
CES
t
CES
CEH
9
0
1
2
3
4
5
6
7
8
10 11 12 13 14 15 16 17 18 19 20 21
CK
CKE
Read cycle
RE, CE delay = 2
CE latency = 2
Burst length = 4
S
RE
= V or V
IH
IL
CE
W
BA
Address
R:a
C:a
R:b
C:b
DQMB
Dout
Din
a
a+1 a+2
High-Z
a+3
b
b+1 b+2 b+3
Bank0 Active clock
Active suspend start
Active clock Bank0
suspend end Read
Bank3
Active
Read suspend Read suspend
Bank0
Earliest Bank3
Precharge
Bank3
start
end Read Precharge
CKE
Write cycle
RE, CE delay = 2
CE latency = 2
Burst length = 4
S
RE
= V or V
IH
IL
CE
W
BA
R:b
a+1
Address
DQMB
R:a
C:a
a
C:b
b
High-Z
Dout
Din
a+2
a+3
b+1 b+2 b+3
Bank0
Active clock Bank0 Bank3 Write suspend Write suspend Bank3
Earliest Bank3
Precharge
Bank0 Active clock
Active suspend start
Precharge
end Write
supend end Write Active
start
53
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Power Down Mode
CK
CKE
S
CKE Low
RE
CE
W
BA
A10=1
Address
R: a
DQMB
Din
High-Z
Dout
t
RP
Power down cycle
RE, CE delay = 3
CE latency = 3
Power down entry
Power down
mode exit
Active Bank 0
Precharge command
If needed
Burst length = 4
= V or V
IH
IL
Initialization Sequence
53
52
0
1
2
3
4
5
6
7
8
9
10
48
49
50
51
54
55
CK
V
IH
CKE
S
RE
CE
W
code
valid
Address
Valid
V
IH
DQMB
DQ
High-Z
t
RP
t
t
RC
t
RSA
RC
Bank active
If needed
All banks
Precharge
Mode register
Set
Auto Refresh
Auto Refresh
54
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Physical Outline
mm
Unit:
inch
67.60
2.661
3.80Max.
0.150Max.
(Datum -A-)
2R3.00Min
2R0.118Min.
Component area
(front)
B
A
1.00 ± 0.10
0.039 ± 0.004
3.30
23.20
0.913
32.80
4.60
0.130
1.291
2.50
0.181
0.098
2.10
4.60
0.083
0.181
3.70
0.146
23.20
0.913
32.80
1.291
Component area
(back)
2-R2.00
2-R0.079
2.00Min.
(Datum -A-)
0.079Min.
Detail B
Detail A
(DATUM -A-)
2.5
0.098
0.60 ± 0.05
0.024 ± 0.002
R0.75
R0.030
0.80
0.031
1.50 ± 0.10
0.059 ± 0.004
55
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Cautions
1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent,
copyright, trademark, or other intellectual property rights for information contained in this document.
Hitachi bears no responsibility for problems that may arise with third party’s rights, including
intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have
received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However,
contact Hitachi’s sales office before using the product in an application that demands especially high
quality and reliability or where its failure or malfunction may directly threaten human life or cause risk
of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation,
traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly
for maximum rating, operating supply voltage range, heat radiation characteristics, installation
conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used
beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable
failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-
safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other
consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without
written approval from Hitachi.
7. Contact Hitachi’s sales office for any questions regarding this document or Hitachi semiconductor
products.
Hitachi, Ltd.
Semiconductor & IC Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109
URL
NorthAmerica
Europe
: http:semiconductor.hitachi.com/
: http://www.hitachi-eu.com/hel/ecg
Asia (Singapore)
Asia (Taiwan)
: http://www.has.hitachi.com.sg/grp3/sicd/index.htm
: http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong) : http://www.hitachi.com.hk/eng/bo/grp3/index.htm
Japan
: http://www.hitachi.co.jp/Sicd/indx.htm
For further information write to:
Hitachi Semiconductor
(America) Inc.
Hitachi Europe GmbH
Electronic components Group
Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
2000 Sierra Point Parkway Dornacher Straße 3
Brisbane, CA 94005-1897 D-85622 Feldkirchen, Munich
Tel: <1> (800) 285-1601
Fax: <1> (303) 297-0447
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00
Fax: 535-1533
Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building. No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180
Telex: 40815 HITEC HX
Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322
Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.
56
This Material Copyrighted by Its Respective Manufacturer
HB52A89DB Series
Revision Record
Rev. Date
Contents of Modification
Drawn by
Approved by
0.0
Jul. 16, 1998 Initial issue
T.Sato
K.Tsuneda
(referred to HM5264165/HM5264805/HM5264405 Series
rev 1.0 and HM5212165/HM5212805 Series rev 0.1)
1.0
Oct. 15, 1998 AC Characteristics
Relationship Between Frequency and Minimum Latency
IRP: 3 to 2
DC Characteristics
I
CC1(CL = 3): TBD to 630
ICC4(CL = 3): TBD to 1080
(referred to HM5264165/805/405 Series rev 1.0
and HM5212165/805 Series rev 1.0)
57
This Material Copyrighted by Its Respective Manufacturer
相关型号：
HB52AP49DB-10
Synchronous DRAM Module, 4MX16, 9ns, CMOS, ZIG ZAG DUAL TAB SOCKET TYPE, DIMM-144
HITACHI
HB52AP49DB-10L
Synchronous DRAM Module, 4MX16, 9ns, CMOS, ZIG ZAG DUAL TAB SOCKET TYPE, DIMM-144
HITACHI
HB52D168GB-A6B
128 MB Unbuffered SDRAM Micro DIMM 16-Mword × 64-bit, 133/100 MHz Memory Bus, 1-Bank Module (4 pcs of 16 M × 16 components) PC133/100 SDRAM
ELPIDA
HB52D168GB-A6BL
128 MB Unbuffered SDRAM Micro DIMM 16-Mword × 64-bit, 133/100 MHz Memory Bus, 1-Bank Module (4 pcs of 16 M × 16 components) PC133/100 SDRAM
ELPIDA
©2020 ICPDF网 联系我们和版权申明