MT6328A [ETC]
PMIC Technical Brief;
| 型号： | MT6328A |
| 厂家： | 
ETC |
| 描述： | PMIC Technical Brief 集成电源管理电路 |
| 文件： | 总12页 (文件大小：782K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
MT6328 PMIC Technical Brief
Version:
1.0
Release date:
2014-09-17
Specifications are subject to change without notice.
© 2014 MediaTek Inc.
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
l
6
0
MT6328
PMIC Technical Brief
Confidential A
Document Revision History
Revision
Date
Author
Description
1.0
2014-09-09
Luke Tsai
Initial draft
MediaTek Confidential
© 2014 MediaTek Inc.
Page 2 of 12
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
l
6
0
MT6328
PMIC Technical Brief
Confidential A
Table of Contents
Document Revision History .............................................................................................2
Table of Contents..............................................................................................................3
1
Overview ..................................................................................................................4
1.1 Features ..................................................................................................................................... 4
1.2 Applications............................................................................................................................... 4
1.3 General Descriptions................................................................................................................. 4
1.4 Ordering Information ................................................................................................................5
1.5 Top Marking Definition .............................................................................................................5
1.6 Pin Assignments and Descriptions .......................................................................................... 6
MT6328 Packaging..................................................................................................11
2.1 Package Dimensions ................................................................................................................ 11
2
Appendix ........................................................................................................................ 12
Lists of Tables and Figures
Table 1-1. MT6328 pin descriptions ............................................................................................................ 6
Figure 1-1. MT6328 VFBGA 206 (6.6x6.6mm) pin assignment ................................................................ 6
MediaTek Confidential
© 2014 MediaTek Inc.
Page 3 of 12
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
l
6
0
MT6328
PMIC Technical Brief
Confidential A
1
Overview
phones, containing 5 buck converters and 28
LDOs optimized for specific 2G/3G/4G smart
phone subsystems.
1.1
Features
Handles all 2G/3G/4G smart phone
baseband power management
Input range: 2.5 ~ 4.5V
LED drivers support up to 2 channels of LEDs
with independent control. Flexible control
includes register mode, PWM mode and breath
mode.
5 buck converters and 28 LDOs
optimized for specific 2G/3G/4G smart
phone subsystems
Full-set high-quality audio feature:
Supports uplink/downlink audio CODEC.
32K RTC oscillator for system timing, 1.8
and 2.8V clock buffer output
Flexibility for various configurations of
indicator LED current source: 2 ISINK
SPI interface
Sophisticated controls are available for power-
up, battery charging and the RTC alarm.
MT6328 is optimized for maximum battery life,
allowing the RTC circuit to stay alive without a
battery for several hours.
MT6328 adopts SPI interface and 2 SRCLKEN
control pins to control buck converters, LDOs,
and various drivers; it provides enhanced
safety control and protocol for handshaking
with BB.
Li-ion battery charging function
USB Battery Charging Specification ver
1.1/1.2 (BC1.x) Compliance
Over-current and thermal overload
protection
Programmable under voltage lockout
protection
MT6328 is available in a 206-pin VFBGA
package. The operating temperature ranges
from -25 to +65°C.
Watchdog reset
Flexibility hardware PMIC reset function
Power-on reset and start-up timer
Precision voltage, temperature, and
current measurement fuel gauge
206-pin VFBGA package
1.2
Applications
MT6328 is ideal for power management of 2G,
3G and 4G smart phones and other portable
systems.
1.3
General Descriptions
MT6328 is a power management system chip
optimized for 2G/3G/4G handsets and smart
MediaTek Confidential
© 2014 MediaTek Inc.
Page 4 of 12
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
l
6
0
MT6328
PMIC Technical Brief
Confidential A
1.4
Ordering Information
Order #
MT6328V/A
Marking
Temp. range
-25 ~ +65°C
Package
VFBGA 206L
1.5
Top Marking Definition
MT6328V/A
YYWW: Date code
$: Random code
MediaTek Confidential
© 2014 MediaTek Inc.
Page 5 of 12
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
l
6
0
MT6328
PMIC Technical Brief
Confidential A
1.6
Pin Assignments and Descriptions
Figure 1-1. MT6328 VFBGA 206 (6.6x6.6mm) pin assignment
Table 1-1. MT6328 pin descriptions
Ball
Symbol
AVDD45_VSYS22
VSYS22
I/O
PWR
O
Description
Power supply of VSYS22
A1,B1
A2,B2
A3,B3
C3
SW node of VSYS22
AVSS45_VSYS22
VSYS22_FB
GND
I
VSYS22 ground
BUCK VSYS22 feedback pin
Power supply of VCORE1
B4,C5,C4
AVDD45_VCORE1
PWR
MediaTek Confidential
© 2014 MediaTek Inc.
Page 6 of 12
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
l
6
0
MT6328
PMIC Technical Brief
Confidential A
Ball
A5,A6,B5
Symbol
VCORE1
I/O
O
Description
SW node of VCORE1
VCORE1 ground
B6,C6,D6
AVSS45_VCORE1
AVSS45_VCORE1_FB
VCORE1_FB
GND
I
C1
Remote sense on ground of VCORE1
BUCK VCORE1 feedback pin
Power supply of VPROC
SW node of VPROC
C2
I
A11,B10,B11,C10,D10 AVDD45_VPROC
PWR
O
A7,B7,B8,C7,D7
VPROC
A9,B9,C8,C9,D9
AVSS45_VPROC
AVSS45_VPROC_FB
VPROC_FB
GND
I
VPROC ground
B15
Remote sense on ground of VPROC
BUCK VPROC feedback pin
Power supply of VLTE
SW node of VLTE
C16
I
B13,C13,D13
A12,B12,C12
C11,D11,D12
E13
AVDD45_VLTE
VLTE
PWR
O
AVSS45_VLTE
AVSS45_VLTE_FB
VLTE_FB
GND
I
VLTE ground
Remote sense on ground of VLTE
BUCK VLTE feedback pin
Power supply of VPA
C14
I
A16
AVDD45_VPA
VPA
PWR
O
A15
SW node of VPA
A14
AVSS45_VPA
VPA_FB
GND
I
VPA ground
B14
BUCK VPA feedback pin
Power supply of buck controller
Ground of buck controller
C15
AVDD45_SMPS
AVSS45_SMPS
PWR
GND
B16
D5,E5,E6,E7,E8,E9,
E10,E11,E12,F11,F12,
G6,G7,G8,G9,G10,G
11,G12,H6,H7,H8,H
9,H10,H11,H12,J6,J
7,J8,J9,J10,J11,K7,K
8,K9,K10,K11,L7,L8,
L9,L10,L11,L12
AVSS45_LDO
GND
LDO ground
T13
T8
K1
AVDD45_LDO1
AVDD45_LDO2
AVDD45_LDO3
AVDD45_LDO4
AVDD45_LDO5
AVDD22_LDO1
AVDD22_LDO1
AVDD22_LDO2
AVDD22_LDO3
AVDD22_LDO4
VTCXO_0
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
O
Power supply input of LDO group1
Power supply input of LDO group2
Power supply input of LDO group3
Power supply input of LDO group4
Power supply input of LDO group5
Power supply input of SYS LDO group1
Power supply input of SYS LDO group1
Power supply input of SYS LDO group2
Power supply input of SYS LDO group3
Power supply input of SYS LDO group4
VTCXO_0 output voltage
T11
M2
H3
J2
E1
F1
G1
P9
T16
F10
F9
VTCXO_1
O
VTCXO_1 output voltage
VRF18_0
O
VRF18_0 output voltage
VRF18_1
O
VRF18_1 output voltage
J1
VM
O
VDRAM output voltage
E4
H2
T14
E3
VSRAM
O
VSRAM output voltage
VCAMD
O
VCAMD output voltage
VCAMA
O
VCAMA output voltage
VCAMIO
O
VCAMIO output voltage
MediaTek Confidential
© 2014 MediaTek Inc.
Page 7 of 12
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
l
6
0
MT6328
PMIC Technical Brief
Confidential A
Ball
Symbol
VCAMAF
I/O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
I
Description
VCAMAF output voltage
H5
F2
VIO18
VIO18 output voltage
VIO28 output voltage
VMC output voltage
K2
VIO28
K4
VMC
R9
VMCH
VMCH output voltage
VEMC_3V3 output voltage
VEFUSE output voltage
VUSB33 output voltage
VSIM1 output voltage
VSIM2 output voltage
VCN18 output voltage
VCN28 output voltage
VCN33 output voltage
VAUD28 output voltage
VAUX18 output voltage
VGP1 output voltage
VIBR output voltage
PWRKEY button
R10
T15
P11
R11
N11
F3
VEMC_3V3
VEFUSE
VUSB33
VSIM1
VSIM2
VCN18
R13
R12
R14
R15
H4
J4
VCN28
VCN33
VAUD28
VAUX18
VGP1
VIBR
E2
PWRKEY
EXT_PMIC_EN
RESETB
WDTRSTB_IN
D2
D3
M7
O
O
I
Ext PMIC enable pin
System reset release signal
Watchdog reset from AP
PMU test mode signal (tied to GND in normal
operation)
D4
PMU_TESTMODE
I
L4
VREF
O
Bandgap reference voltage
Ground for bandgap
L3
AVSS45_VREF
SPI_MISO
GND
N5
L6
IO
SPI control interface
SPI control interface
SPI control interface
SPI control interface
UVLO threshold control pin
HOMEKEY button
SPI_MOSI
IO
K6
SPI_CLK
I
M6
N2
N6
P4
SPI_CSN
IO
UVLO_VTH
HOMEKEY
FSOURCE
I
I
PWR
EFUSE power source
Source clock enable pin 0
Source clock enable pin 1
1.8V power supply of AUXADC
Accessory detection input
AUXADC input
P8
SRCLKEN_IN0
SRCLKEN_IN1
AVDD18_AUXADC
ACCDET
I
R5
I
PWR
I
M12
M14
P14
N13
AUXADC_VIN
AVSS18_AUXADC
I
GND
AUXADC ground
Negative terminal for battery's charging current
sensing resistor
N3
N4
M4
BATSNS
ISENSE
VSYSSNS
I
I
Positive terminal for battery's charging current
sensing resistor
VSYS supply input for internal block and UVLO
detection
PWR
N1
CHG_DP
CHG_DM
CS_P
I
I
I
USB D+ for BC1.x standard
USB D- for BC1.x standard
Fuel gauge ADC input pin
M1
D15
MediaTek Confidential
© 2014 MediaTek Inc.
Page 8 of 12
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
l
6
0
MT6328
PMIC Technical Brief
Confidential A
Ball
Symbol
I/O
Description
Fuel gauge ADC input pin
E15
J5
CS_N
I
I
FCHR_ENB
TREF
Force charging disable pin
TREF output voltage
P13
O
Fractional charger input voltage for charger
detection
R1
R2
P2
P3
R8
R7
T6
VCDT
I
O
VDRV
Charger current drive output
Battery NTC pin for battery and its temperature
sensing
BATON
I
CHRLDO
AVDD28_RTC
AVSS28_RTC
XIN
O
CHRLDO output voltage
RTC LDO output. Supply of RTC macro where
backup battery can be added.
O
GND
IO
RTC ground
32K crystal connection port while using crystal to
generate 32kHz clock
32K crystal connection port while using crystal to
generate 32kHz clock
R6
XOUT
IO
T1
XOSC_EN
O
O
XOSC_EN control of RF chip
ENBB control of RF chip
VRTC domain 32kHz clock output
VIO18 domain 32kHz clock output
VIO18 domain 32kHz clock output
ISINK channel 0
R3
ENBB
M9
P5
RTC32K_2V8
RTC32K_1V8_0
RTC32K_1V8_1
ISINK0
O
O
R4
O
R16
P15
N14
T2
IO
IO
GND
PWR
O
ISINK1
ISINK channel 1
AVSS45_ISINK
DVDD18_IO
DVDD18_DIG
DVSS18_IO
AU_FLYN
ISINK ground
Digital IO power
T3
VDIG18 output voltage
T5
GND
O
Digital IO ground
F15
G15
H14
F13
G13
G14
F16
E16
N15
N16
D14
E14
M15
M16
L13
K13
L14
K14
H15
H16
Flying capacitor bottom
AU_FLYP
O
Flying capacitor top
AU_REFN
GND
PWR
PWR
GND
O
Audio reference ground
AVSS18N_AUD
AVDD18_AUD
AVSS18_AUD
SPK_P
Audio -1.8V supply
1.8V power supply of Audio
Audio DL ground
Positive output of internal speaker amp
Negative output of internal speaker amp
Microphone Bias 1
SPK_N
O
AU_MICBIAS1
AU_MICBIAS0
AVDD45_SPK
AVSS45_SPK
AU_VIN0_N
AU_VIN0_P
AU_VIN1_N
AU_VIN1_P
AU_VIN2_N
AU_VIN2_P
AU_HPL
O
O
Microphone Bias 0
PWR
GND
I
Power supply of SPK
GND of internal speaker amp
Microphone channel 0 negative input
Microphone channel 0 positive input
Microphone channel 1 negative input
Microphone channel 1 positive input
Microphone channel 2 negative input
Microphone channel 2 positive input
Earphone left channel output
Earphone right channel output
I
I
I
I
I
O
AU_HPR
O
MediaTek Confidential
© 2014 MediaTek Inc.
Page 9 of 12
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
l
6
0
MT6328
PMIC Technical Brief
Confidential A
Ball
Symbol
CLK26M
I/O
I
Description
J12
J14
K15
M10
N8
26MHz clock input
AU_HSN
O
Handset negative output
Handset positive output
Audio control interface
Audio control interface
Audio UL ground
AU_HSP
O
AUD_DAT_MISO
AUD_DAT_MOSI
AVSS28_AUD
AVDD28_AUD
AUD_CLK
IO
IO
GND
PWR
I
K12
K16
M8
2.8V supply of Audio UL
Audio control interface
MediaTek Confidential
© 2014 MediaTek Inc.
Page 10 of 12
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
l
6
0
MT6328
PMIC Technical Brief
Confidential A
2
MT6328 Packaging
2.1
Package Dimensions
MediaTek Confidential
© 2014 MediaTek Inc.
Page 11 of 12
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
l
6
0
MT6328
PMIC Technical Brief
Confidential A
Appendix
MediaTek Confidential
© 2014 MediaTek Inc.
Page 12 of 12
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
l
6
0
相关型号：
©2020 ICPDF网 联系我们和版权申明