首页 > PDU13F--.5MC3

PDU13F--.5MC3

更新时间：2025-06-29 02:50:26

品牌：ETC

描述：Delay Line

PDF下载

中文翻译

免费 PCB/SMT

概述
数据手册

如果您发现信息不准确，欢迎纠错

PDU13F--.5MC3 概述

Delay Line 延迟线\n

PDU13F--.5MC3 数据手册

通过下载PDU13F--.5MC3数据手册来全面了解它。这个PDF文档包含了所有必要的细节，如产品概述、功能特性、引脚定义、引脚排列图等信息。

PDF下载

PDU13F

3-BIT PROGRAMMABLE

DELAY LINE

(SERIES PDU13F)

data

delay

devices, inc.

FEATURES

PACKAGES

Digitally programmable in 8 delay steps

Monotonic delay-versus-address variation

Two separate outputs: inverting & non-inverting

Precise and stable delays

N/C

VCC

N/C

VCC

N/C

OUT

OUT/

EN/

N/C

Input & outputs fully TTL interfaced & buffered

10 T²L fan-out capability

OUT

OUT/

EN/

Fits standard 14-pin DIP socket

Auto-insertable

GND

PDU13F-xx

DIP

PDU13F-xxA2 Gull-Wing

PDU13F-xxB2 J-Lead

PDU13F-xxM Military DIP

PDU13F-xxMC3

Military Gull-Wing

PIN DESCRIPTIONS

FUNCTIONAL DESCRIPTION

Delay Line Input

The PDU13F-series device is a 3-bit digitally programmable delay line.

The delay, TD_A, from the input pin (IN) to the output pins (OUT, OUT/)

depends on the address code (A2-A0) according to the following formula:

OUT Non-inverted Output

OUT/ Inverted Output

Address Bit 2

Address Bit 1

Address Bit 0

TD_A= TD₀+ T_INC* A

EN/ Output Enable

VCC +5 Volts

GND Ground

where A is the address code, T_INCis the incremental delay of the device,

and TD₀is the inherent delay of the device. The incremental delay is

specified by the dash number of the device and can range from 0.5ns

through 50ns, inclusively. The enable pin (EN/) is held LOW during

normal operation. When this signal is brought HIGH, OUT and OUT/ are forced into LOW and HIGH

states, respectively. The address is not latched and must remain asserted during normal operation.

DASH NUMBER SPECIFICATIONS

SERIES SPECIFICATIONS

Part

Number

Incremental Delay

Per Step (ns)

.5 ± .3

Total Delay

Change (ns)

3.5 ± 1.0

7 ± 1.0

14 ± 1.0

21 ± 1.1

35 ± 1.8

70 ± 3.5

105 ± 5.3

140 ± 7.0

280 ± 14.0

350 ± 17.5

Total programmed delay tolerance: 5% or 1ns,

whichever is greater

Inherent delay (TD₀): 6ns typical (OUT)

5.5ns typical (OUT/)

Setup time and propagation delay:

Address to input setup (T_AIS): 6ns

Disable to output delay (T_DISO): 6ns typ. (OUT)

Operating temperature: 0° to 70° C

Temperature coefficient: 100PPM/°C (excludes TD₀)

Supply voltage V_CC: 5VDC ± 5%

Supply current: I_CCH= 45ma

PDU13F-.5

PDU13F-1

PDU13F-2

PDU13F-3

PDU13F-5

PDU13F-10

PDU13F-15

PDU13F-20

PDU13F-40

PDU13F-50

1 ± .4

2 ± .4

3 ± .5

5 ± .6

10 ± 1.0

15 ± 1.3

20 ± 1.5

40 ± 2.0

50 ± 2.5

NOTE: Any dash number between .5 and 50 not

shown is also available.

I_CCL= 20ma

Minimum pulse width: 20% of total delay

Ó1997 Data Delay Devices

Doc #97001

1/10/97

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

PDU13F

APPLICATION NOTES

possibility of spurious signals persists until the

required T_DISHhas elapsed.

ADDRESS UPDATE

The PDU13F is a memory device. As such,

special precautions must be taken when

changing the delay address in order to prevent

spurious output signals. The timing restrictions

are shown in Figure 1.

INPUT RESTRICTIONS

There are three types of restrictions on input

pulse width and period listed in the AC

Characteristics table. The recommended

conditions are those for which the delay

After the last signal edge to be delayed has

appeared on the OUT pin, a minimum time,

T_OAX, is required before the address lines can

change. This time is given by the following

relation:

tolerance specifications and monotonicity are

guaranteed. The suggested conditions are

those for which signals will propagate through the

unit without significant distortion. The absolute

conditions are those for which the unit will

produce some type of output for a given input.

T_OAX= max { (A_i- A _i-1) * T_INC, 0 }

where A _i-1and A_iare the old and new address

codes, respectively. Violation of this constraint

may, depending on the history of the input signal,

cause spurious signals to appear on the OUT

pin. The possibility of spurious signals persists

until the required T_OAXhas elapsed.

When operating the unit between the

recommended and absolute conditions, the

delays may deviate from their values at low

frequency. However, these deviations will

remain constant from pulse to pulse if the input

pulse width and period remain fixed. In other

words, the delay of the unit exhibits frequency

and pulse width dependence when operated

beyond the recommended conditions. Please

consult the technical staff at Data Delay Devices

if your application has specific high-frequency

requirements.

A similar situation occurs when using the EN/

signal to disable the output while IN is active. In

this case, the unit must be held in the disabled

state until the device is able to “clear” itself. This

is achieved by holding the EN/ signal high and

the IN signal low for a time given by:

Please note that the increment tolerances listed

represent a design goal. Although most delay

increments will fall within tolerance, they are not

guaranteed throughout the address range of the

unit. Monotonicity is, however, guaranteed over

all addresses.

T_DISH= A_i* T_INC

Violation of this constraint may, depending on

the history of the input signal, cause spurious

signals to appear on the OUT pin. The

A2-A0

EN/

A _i-1

A_i

T_AENS

T_OAX

T_AIS

T_ENIS

PW_IN

T_DISH

TD_A

PW_OUT

T_DISO

OUT

OUT/

T_SKEW

Figure 1: Timing Diagram

Doc #97001

1/10/97

DATA DELAY DEVICES, INC.

Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com

PDU13F

DEVICE SPECIFICATIONS

TABLE 1: AC CHARACTERISTICS

PARAMETER

Total Programmable Delay

Inherent Delay

SYMBOL

TD_T

MIN

TYP

6.0

1.5

6.0

UNITS

T_INC

TD₀

Output Skew

T_SKEW

T_DISO

T_AENS

T_AIS

T_ENIS

T_OAX

T_DISH

PER_IN

PW_IN

Disable to Output Low Delay

Address to Enable Setup Time

Address to Input Setup Time

Enable to Input Setup Time

Output to Address Change

Disable Hold Time

2.0

6.0

See Text

Absolute

% of TD_T

Input Period

Suggested

Recommended

Absolute

200

Input Pulse Width

Suggested

Recommended

100

TABLE 2: ABSOLUTE MAXIMUM RATINGS

PARAMETER

DC Supply Voltage

Input Pin Voltage

Storage Temperature

Lead Temperature

SYMBOL

V_CC

V_IN

T_STRG

T_LEAD

MIN

-0.3

-55

MAX

7.0

V_DD+0.3

150

UNITS NOTES

300

10 sec

TABLE 3: DC ELECTRICAL CHARACTERISTICS

(0C to 70C, 4.75V to 5.25V)

PARAMETER

SYMBOL

MIN

TYP

MAX

UNITS

NOTES

High Level Output Voltage

V_OH

2.5

3.4

V_CC= MIN, I_OH= MAX

V_IH= MIN, V_IL= MAX

V_CC= MIN, I_OL= MAX

V_IH= MIN, V_IL= MAX

Low Level Output Voltage

V_OL

0.35

0.5

High Level Output Current

Low Level Output Current

High Level Input Voltage

Low Level Input Voltage

Input Clamp Voltage

Input Current at Maximum

Input Voltage

High Level Input Current

Low Level Input Current

Short-circuit Output Current

Output High Fan-out

I_OH

I_OL

V_IH

V_IL

V_IK

I_IHH

-1.0

20.0

2.0

-60

0.8

-1.2

0.1

V_CC= MIN, I_I= I_IK

V_CC= MAX, V_I= 7.0V

I_IH

I_IL

I_OS

-0.6

-150

V_CC= MAX, V_I= 2.7V

V_CC= MAX, V_I= 0.5V

V_CC= MAX

Unit

Load

Output Low Fan-out

12.5

Doc #97001

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

1/10/97

PDU13F

PACKAGE DIMENSIONS

.020 TYP.

14 13 12 11 10

.040

TYP.

.010 TYP.

14 13 12 11 10

.270

TYP.

.430

TYP.

Lead Material:

Nickel-Iron alloy 42

TIN PLATE

.090

.100

.300

MAX.

.050

TYP.

.600

.790 MAX.

.280

MAX.

.820 MAX.

Commercial Gull-Wing (PDU13F-xxA2)

.290

MAX.

.040

TYP.

.020 TYP.

.050 TYP.

14 13 12 11 10

.320

TYP.

.015 TYP.

.070 MAX.

.270

TYP.

.010 .002

.018

TYP.

.350

MAX.

.600 .010

6 Equal spaces

.110

.100

.350

MAX.

.110

TYP.

each .100±.010

Non-Accumulative

.600

.790 MAX.

Commercial DIP (PDU13F-xx)

Commercial J-Lead (PDU13F-xxB2)

14 13 12 11 10

.410

TYP.

.020 TYP.

.040

.010 .002

TYP.

16 15 14 13 12 11 10

.820 MAX.

.882

.710 .590

MAX.

.005

.007

.320

MAX.

.020

TYP.

.005

.130

.030

.020 TYP.

.090

.100

.280

.050

.010

.100

TYP.

.018 TYP.

.600 TYP.

MAX.

.700

.300

TYP.

.880±.020

Military DIP (PDU13F-xxM)

Military Gull-Wing (PDU13F-xxMC3)

Doc #97001

1/10/97

DATA DELAY DEVICES, INC.

Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com

PDU13F

DELAY LINE AUTOMATED TESTING

TEST CONDITIONS

INPUT:

OUTPUT:

Ambient Temperature: 25^oC ± 3^oC

Supply Voltage (Vcc): 5.0V ± 0.1V

Load:

C_load

1 FAST-TTL Gate

5pf ± 10%

Input Pulse:

High = 3.0V ± 0.1V

Threshold: 1.5V (Rising & Falling)

Low = 0.0V ± 0.1V

Source Impedance:

Rise/Fall Time:

50W Max.

3.0 ns Max. (measured

between 0.6V and 2.4V )

PW_IN= 1.5 x Total Delay

PER_IN= 4.5 x Total Delay

Pulse Width:

Period:

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.

PRINTER

COMPUTER

SYSTEM

REF

PULSE

GENERATOR

OUT

TIME INTERVAL

COUNTER

DEVICE UNDER

TEST (DUT)

TRIG

Test Setup

PER_IN

PW_IN

V_IH

T_RISE

T_FALL

INPUT

SIGNAL

2.4V

1.5V

0.6V

2.4V

1.5V

0.6V

V_IL

TD_AR

TD_AF

OUTPUT

SIGNAL

V_OH

1.5V

V_OL

Timing Diagram For Testing

Doc #97001

1/10/97

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

PDU13F--.5MC3 相关器件

型号	制造商	描述	价格	文档
PDU13F-.5	DATADELAY	3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)	获取价格
PDU13F-.5A2	DATADELAY	3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)	获取价格
PDU13F-.5B2	DATADELAY	3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)	获取价格
PDU13F-.5M	DATADELAY	3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)	获取价格
PDU13F-.5MC3	DATADELAY	3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)	获取价格
PDU13F-1	DATADELAY	3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)	获取价格
PDU13F-10	DATADELAY	3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)	获取价格
PDU13F-10A2	DATADELAY	3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)	获取价格
PDU13F-10B2	DATADELAY	3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)	获取价格
PDU13F-10M	DATADELAY	3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)	获取价格