WAU8822YG [ETC]
24-bit Stereo Audio Codec with Speaker Driver;
| 型号： | WAU8822YG |
| 厂家： | 
ETC |
| 描述： | 24-bit Stereo Audio Codec with Speaker Driver 商用集成电路 |
| 文件： | 总21页 (文件大小：942K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
WAU8822
24-bit Stereo Audio Codec with Speaker Driver
emPowerAudio™
Description
The WAU8822 is a low power, high quality CODEC for portable applications. In addition to precision 24-bit stereo
ADCs and DACs, this device integrates a broad range of additional functions to simplify implementation of
complete audio system solutions. The WAU8822 includes drivers for speaker, headphone, and differential or stereo
line outputs, and integrates preamps for stereo differential microphones, significantly reducing external components.
Advanced on-chip digital signal processing includes a 5-band equalizer, a 3-D audio enhancer, a mixed-signal
automatic level control for the microphone or line input through the ADC, and a digital limiter function for the
playback path. Additional digital filtering options are available in the ADC path, to simplify implementation of
specific application requirements such as „wind noise reduction‟. The digital interface can operate as either a master
or a slave. Additionally, an internal fractional PLL is available to generate accurate audio sample rate clocks for the
CODEC derived from a wide range of commonly available system clock frequencies such as 12MHz and 13MHz.
The WAU8822 operates with analog supply voltages from 2.5V to 3.6V, while the digital core can operate at 1.65V
to conserve power. The loudspeaker BTL output pair and two auxiliary line outputs can operate using a 5V supply to
increase output power capability, enabling the WAU8822 to drive 1 Watt into an external speaker. Internal register
controls enable flexible power saving modes by powering down sub-sections of the chip under software control.
The WAU8822 is specified for operation from -40°C to +85°C, and is available with full automotive AEC-/Q100 &
TS16949 qualification. It is packaged in a cost-effective, space-saving 32-lead QFN package.
Standard audio interfaces: PCM and I2S
Serial control interfaces with read/write capability
Supports audio sample rates from 8kHz to 48kHz
ADC: 90dB SNR and -80dB THD (“A” weighted)
Key Features
DAC: 94dB SNR and -84dB THD (“A” weighted)
Integrated BTL speaker driver: 1W into 8Ω
Integrated head-phone driver: 40mW into 16Ω
Applications
Personal Media Players
Integrated programmable microphone amplifier
Smartphones
Integrated line input and line output
Personal Navigation Devices
On-chip PLL
Portable Game Players
Camcorders
Integrated DSP with specific functions:
5-band equalizer
Digital Still Cameras
3-D audio enhancement
Portable TVs
Stereo Bluetooth Headsets
Automatic level control
Audio level limiter
Multiple filtering options
Headphones/
Line drivers
LAUXIN
RAUXIN
LLIN
AUXOUT2
AUXOUT1
LHP
ADC Filter
DAC Filter
LADC
RADC
LDAC
RDAC
Volume
Control
Volume
Control
RLIN
High Pass &
Notch Filters
Limiter
Input
Mixer
Output
Mixer
Stereo
Microphone
Interface
LMICN
LMICP
RHP
5-band EQ
3D
BTL Speaker
RMICN
RMICP
LSPKOUT
RSPKOUT
Digital Audio Interface
Serial
Control
Interface
Microphone
Bias
I2S
PCM
GPIO
PLL
WAU8822YG
WAU8822 Data SheetRev 0.86
Page 1 of 21
September 4, 2008
Pinout
1
24
LMICP
LMICN
VSSSPK
RSPKOUT
AUXOUT2
AUXOUT1
RAUXIN
LAUXIN
MODE
2
23
3
22
LLIN/GPIO2
RMICP
WAU8822YG
32-lead QFN
RoHS
4
21
5
20
RMICN
6
19
RLIN/GPIO3
FS
7
18
8
17
BCLK
SDIO
Package
Material
Part Number
Dimension
Package
32-QFN
5 x 5 mm
Pb-Free
WAU8822YG
WAU8822 Data Sheet Rev 0.86
Page 2 of 21
September 4, 2008
emPowerAudio™
Pin Descriptions
Pin #
Name
Type
Functionality
1
2
3
LMICP
LMICN
LLIN/GPIO2
Analog Input
Analog Input
Analog Input /
Digital I/O
Left MICP Input (common mode)
Left MICN Input
Left Line Input / alternate Left MICP Input / GPIO2
4
5
6
RMICP
RMICN
RLIN/GPIO3
Analog Input
Analog Input
Analog Input /
Digital I/O
Digital I/O
Digital I/O
Right MICP Input (common mode)
Right MICN Input
Right Line Input/ alternate Right MICP Input / Digital Output
In 4-wire mode: Must be used for GPIO3
Digital Audio DAC and ADC Frame Sync
Digital Audio Bit Clock
7
8
FS
BCLK
9
ADCOUT
DACIN
MCLK
VSSD
VDDC
VDDB
CSB/GPIO1
SCLK
Digital Output
Digital Input
Digital Input
Supply
Supply
Supply
Digital I/O
Digital Input
Digital I/O
Digital Input
Analog Input
Analog Input
Analog Output
Analog Output
Analog Output
Supply
Digital Audio ADC Data Output
Digital Audio DAC Data Input
Master Clock Input
Digital Ground
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Digital Core Supply
Digital Buffer (Input/Output) Supply
3-Wire MPU Chip Select or GPIO1 multifunction input/output
3-Wire MPU Clock Input / 2-Wire MPU Clock Input
3-Wire MPU Data Input / 2-Wire MPU Data I/O
Control Interface Mode Selection Pin
Left Auxiliary Input
Right Auxiliary Input
Headphone Ground / Mono Mixed Output / Line Output
Headphone Ground / Line Output
BTL Speaker Positive Output or Right high current output
Speaker Ground (ground pin for RSPKOUT, LSPKOUT,
AUXOUT2 and AUXTOUT1 output drivers)
BTL Speaker Negative Output or Left high current output
Speaker Supply (power supply pin for RSPKOUT, LSPKOUT,
AUXOUT2 and AUXTOUT1 output drivers)
Decoupling for Midrail Reference Voltage
Analog Ground
SDIO
MODE
LAUXIN
RAUXIN
AUXOUT1
AUXOUT2
RSPKOUT
VSSSPK
25
26
LSPKOUT
VDDSPK
Analog Output
Supply
27
28
29
30
31
32
VREF
VSSA
RHP
LHP
VDDA
MICBIAS
Reference
Supply
Analog Output
Analog Output
Supply
Headphone Positive Output / Line Output Right
Headphone Negative Output / Line Output Left
Analog Power Supply
Analog Output
Microphone Bias
WAU8822 Data Sheet Rev 0.86
Page 3 of 21
September 4, 2008
emPowerAudio™
Figure 1: WAU8822 Block Diagram
WAU8822 Data Sheet Rev 0.86
Page 4 of 21
September 4, 2008
emPowerAudio™
Electrical Characteristics
Conditions: VDDC = 1.8V, VDDA = VDDB = VCCSPK = 3.3V, MCLK = 12.88MHz, TA = +25°C, 1kHz signal, fs = 48kHz,
24-bit audio data, 64X oversampling rate, unless otherwise stated.
Parameter
Symbol
Comments/Conditions
Min
Typ
Max
Units
Analog to Digital Converter (ADC)
Full scale input signal 1
VINFS
PGABST = 0dB
1.0
0
90
-80
103
Vrms
dBV
dB
dB
dB
PGAGAIN = 0dB
Gain = 0dB, A-weighted
Input = -3dB FS input
1kHz input signal
Signal-to-noise ratio
Total harmonic distortion 2
Channel separation
SNR
THD+N
tbd
tbd
Digital to Analog Converter (DAC) driving RHP / LHP with 10kΩ / 50pF load
Full-scale output
Output boost disabled
PGA gains = 0dB
AUX1BST = 1
VDDA / 3.3
Vrms
Vrms
AUX2BST = 1
Output boost enabled
PGA gains = 0dB
AUX1BST = 0
1.5 * (VDDA / 3.3)
AUX2BST = 0
Signal-to-noise ratio
SNR
THD+N
A-weighted
RL = 10kΩ; full-scale signal
1kHz input signal
88
94
-84
96
dB
dB
dB
Total harmonic distortion 2
Channel separation
tbd
Output Mixers
Maximum PGA gain into mixer
Minimum PGA gain into mixer
PGA gain step into mixer
+6
-15
3
dB
dB
dB
Guaranteed monotonic
Speaker Output (RSPKOUT / LSPKOUT with 8Ω bridge-tied-load)
Full scale output 4
SPKBST = 1
VCCSPK / 3.3
Vrms
Vrms
SPKBST = 0
(VCCSPK / 3.3) * 1.5
*63
Total harmonic distortion 2
THD+N
Po = 200mW,
VDDSPK=3.3V
Po = 320mW,
VDDSPK = 3.3V
Po = 500mW,
VDDSPK = 5V
Po = 860mW,
VDDSPK = 5V
VDDSPK = 3.3V
dB
dB
dB
dB
dB
dB
-64
-60
-61
91
Signal-to-noise ratio
SNR
VDDSPK=5V
90
Power supply rejection ratio
(50Hz - 22kHz)
PSRR
81
72
dB
dB
VDDSPK = 5V (boost)
Analog Outputs (RHP / LHP; RSPKOUT / LSPKOUT)
Maximum programmable gain
Minimum programmable gain
+6
-57
1
dB
dB
dB
dB
Programmable gain step size
Mute attenuation
Guaranteed monotonic
1kHz full scale signal
85
WAU8822 Data Sheet Rev 0.86
Page 5 of 21
September 4, 2008
emPowerAudio™
Electrical Characteristics, cont’d.
Conditions: VDDC = 1.8V, VDDA = VDDB = VCCSPK = 3.3V, MCLK = 12.288MHz,
TA = +25°C, 1kHz signal, fs = 48kHz, 24-bit audio data, unless otherwise stated.
Parameter
Symbol
Comments/Conditions
Min
Typ
Max
Units
Headphone Output (RHP / LHP with 32Ω load)
0dB full scale output voltage
AVDD / 3.3
Vrms
Signal-to-noise ratio
SNR
THD+N
A-weighted
RL = 16Ω, Po = 20mW,
VDDA = 3.3V
92
80
dB
dB
Total harmonic distortion 2
RL = 32Ω, Po = 20mW,
VDDA = 3.3V
85
dB
AUXOUT1 / AUXOUT2 with 10kΩ / 50pF load
Full scale output
AUX1BST = 0
AUX2BST = 0
VDDSPK / 3.3
Vrms
Vrms
AUX1BST = 1
AUX2BST = 1
(VDDSPK / 3.3) * 1.5
Signal-to-noise ratio
Total harmonic distortion 2
Channel separation
Power supply rejection ratio
(50Hz - 22kHz)
SNR
THD+N
87
-83
99
dB
dB
dB
dB
1kHz signal
PSRR
53
VDDSPK = 5V (boost)
56
dB
Microphone Inputs (LMICP, LMICN, RMICP, RMICN, LLIN, RLIN) and Programmable Gain Amplifier (PGA)
Full scale input signal 1
PGABST = 0dB
PGAGAIN = 0dB
1.0
0
Vrms
dBV
dB
dB
dB
Programmable gain
Programmable gain step size
Mute Attenuation
-12
35.25
Guaranteed Monotonic
0.75
120
Input resistance
Inverting Input
PGA Gain = 35.25dB
PGA Gain = 0dB
PGA Gain = -12dB
Non-inverting Input
1.6
47
75
94
10
kΩ
kΩ
kΩ
kΩ
pF
Input capacitance
PGA equivalent input noise
0 to 20kHz, Gain set to
35.25dB
120
µV
Input Boost Mixer
Gain boost
Boost disabled
Boost enabled
0
20
dB
dB
dB
Gain range LLIN / RLIN or
-12
6
LAUXIN / RAUXIN to boost/mixer
Gain step size to boost/mixer
3
dB
Auxiliary Analog Inputs (LAUXIN, RAUXIN)
Full scale input signal 1
Gain = 0dB
1.0
0
Vrms
dBV
Input resistance
Aux direct-to-out path, only
Input gain = +6.0dB
Input gain = 0.0dB
20
40
159
kΩ
kΩ
kΩ
pF
Input gain = -12dB
Input capacitance
10
WAU8822 Data Sheet Rev 0.86
Page 6 of 21
September 4, 2008
emPowerAudio™
Electrical Characteristics, cont’d.
Conditions: VDDC = 1.8V, VDDA = VDDB = VCCSPK = 3.3V, MCLK = 12.88MHz,
TA = +25°C, 1kHz signal, fs = 48kHz, 24-bit audio data, unless otherwise stated.
Parameter
Symbol
Comments/Conditions
Min
Typ
Max
Units
Automatic Level Control (ALC) & Limiter: ADC path only
Target record level
-22.5
-12
-1.5
35.25
dBFS
dB
ms
Programmable gain
Gain hold time 3
tHOLD
tDCY
Doubles every gain step,
with 16 steps total
ALC Mode
0 / 2.67 / 5.33 / … / 43691
4 / 8 / 16 / … / 4096
1 / 2 / 4 / … / 1024
1 / 2 / 4 / … / 1024
0.25 / 0.5 / 1 / … / 128
120
Gain ramp-up (decay) 3
ms
ms
ms
ms
dB
ALC = 0
Limiter Mode
ALC = 1
ALC Mode
Gain ramp-down (attack) 3
tATK
ALC = 0
Limiter Mode
ALC = 1
Mute Attenuation
Microphone Bias
Bias voltage
VMICBIAS
See Figure 3
0.50, 0.60,0.65, 0.70,
0.75, 0.85, or 0.90
VDDA
VDDA
mA
Bias current source
Output noise voltage
Digital Input/Output
Input HIGH level
IMICBIAS
Vn
3
14
1kHz to 20kHz
nV/√Hz
VIL
VIH
VOH
VOL
0.7 *
VDDC
V
V
Input LOW level
Output HIGH level
Output LOW level
0.3 *
VDDC
ILoad = 1mA
ILoad = -1mA
0.9 *
VDDC
V
0.1 *
V
VDDC
Input capacitance
10
pF
Notes
1. Full Scale is relative to the magnitude of VDDA and can be calculated as FS = VDDA/3.3.
2. Distortion is measured in the standard way as the combined quantity of distortion products plus noise. The signal level for
distortion measurements is at 3dB below full scale, unless otherwise noted.
3. Time values scale proportionally with MCLK. Complete descriptions and definitions for these values are contained in the
detailed descriptions of the ALC functionality.
4. With default register settings, SPKVDD should be 1.5xVDDA (but not exceeding maximum recommended operating
voltage) to optimize available dynamic range in the AUXOUT1, AUXOU2, RSPKOUT, and LSPKOUT outputs stages.
WAU8822 Data Sheet Rev 0.86
Page 7 of 21
September 4, 2008
emPowerAudio™
Absolute Maximum Ratings
Condition
VDDB, VDDC, VDDA supply voltages
VDDSPK supply voltage (default register configuration)
VDDSPK supply voltage (optional low voltage configuration)
Core Digital Input Voltage range
Min
-0.3
Max
+3.90
Units
V
-0.3
+5.80
V
-0.3
+3.90
V
VSSD – 0.3
VSSD – 0.3
VSSA – 0.3
-40
VDDC + 0.30
VDDB + 0.30
VDDA + 0.30
+85
V
Buffer Digital Input Voltage range
V
Analog Input Voltage range
V
Industrial operating temperature
°C
°C
Storage temperature range
-65
+150
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may
adversely influence product reliability and result in failures not covered by warranty.
Operating Conditions
Condition
Digital supply range (Core)
Digital supply range (Buffer)
Analog supply range
Symbol
VDDC
Min
1.65
1.65
2.50
2.50
2.50
Typical
Max
3.60
3.60
3.60
5.50
5.50
Units
V
VDDB
V
VDDA
V
Speaker supply (SPKBST=0)
Speaker supply (SPKBST=1)
VDDSPK
VDDSPK
V
V
VSSD
VSSA
Ground
0
V
VSSSPK
1. VDDA must be ≥ VDDC.
2. VDDB must be ≥ VDDC.
WAU8822 Data Sheet Rev 0.86
Page 8 of 21
September 4, 2008
emPowerAudio™
1
General Description
The WAU8822 is a stereo device with identical left and right channels that share common support elements.
Additionally, the right channel auxiliary output path includes a dedicated submixer that supports mixing the right
auxiliary input directly into the right speaker output driver. This enables the right speaker channel to output audio
that is not present on any other output.
1.1.1 Analog Inputs
All inputs, except for the wide range programmable amplifier (PGA), have available analog input gain conditioning
of -15dB through +6dB in 3dB steps. All inputs also have individual muting functions with excellent channel
isolation and off-isolation from all outputs. All inputs are suitable for full quality, high bandwidth signals.
Each of the left-right stereo channels includes a low noise differential PGA amplifier, programmable for high-gain
input. This may be used for a microphone level through line level source. Gain may be set from +35.25db through
-12dB at the analog difference-amplifier type programmable amplifier input stage. A separate additional 20dB
analog gain is available on this input path, between the PGA output and ADC mixer input. The output of the ADC
mixer may be routed to the ADC and/or analog bypass to the analog output sections.
Each channel also has a line level input. This input may be routed to the input PGA, and/or directly to the ADC
input mixer.
Each channel has a separate additional auxiliary input. This is a line level input which may be routed the ADC input
mixer and/or directly to the analog output mixers.
1.1.2 Analog Outputs
There are six high current analog audio outputs. These are very flexible outputs that can be used individually or in
stereo pairs for a wide range of end uses. However, these outputs are optimized for specific functions and are
described in this section using the functional names that are applicable to those optimized functions.
Each output receives its signal source from built-in analog output mixers. These mixers enable a wide range of
signal combinations, including muting of all sources. Additionally, each output has a programmable gain function,
output mute function, and output disable function.
The RHP and LHP headphone outputs are optimized for driving a stereo pair of headphones, and are powered from
the main analog voltage supply rail, VDDA. These outputs may be coupled using traditional DC blocking series
capacitors. Alternatively, these may be configured in a no-capacitor DC coupled design using a virtual ground at ½
VDDA provided by an AUXOUT analog output.
The AUXOUT1 and AUXOUT2 analog outputs are powered from the VDDSPK supply rail and VSSSPK ground
return path. The supply rail may be the same as VDDA, or may be a separate voltage up to 5.5Vdc. This higher
voltage enables these outputs to have an increased output voltage range and greater output power capability.
The RSPKOUT and LSPKOUT loudspeaker outputs are powered from the VDDSPK power supply rail and
VSSGND ground return path. LSPKOUT receives its audio signal via an additional submixer. This submixer
supports combining a traditional alert sound (from the RAUXIN input) with the right channel headphone output
mixer signal. This submixer also provides the signal invert function that is necessary for the normal BTL (Bridge
Tied Load) configuration used to drive a high power external loudspeaker. Alternatively, each loudspeaker output
may be used individually as a separate high current analog output driver.
WAU8822 Data Sheet Rev 0.86
Page 9 of 21
September 4, 2008
emPowerAudio™
1.1.3 ADC, DAC, and Digital Signal Processing
Each left and right channel has an independent high quality ADC and DAC associated with it. These are high
performance, 24-bit delta-sigma converters that are suitable for a very wide range of applications.
The ADC and DAC functions are each individually supported by powerful analog mixing and routing. The ADC
output may be routed to the digital output path and/or to the input of the DAC in a digital passthrough mode. The
ADC and DAC blocks are also supported by advanced digital signal processing subsystems that enable a very wide
range of programmable signal conditioning and signal optimizing functions. All digital processing is with 24-bit
precision, as to minimize processing artifacts and maximize the audio dynamic range supported by the WAU8822.
The ADCs are supported by a wide range, mixed-mode Automatic Level Control (ALC), a high pass filter, and a
notch filter. All of these features are optional and highly programmable. The high pass filter function is intended
for DC-blocking or low frequency noise reduction, such as to reduce unwanted ambient noise or “wind noise” on a
microphone input. The notch filter may be programmed to greatly reduce a specific frequency band or frequency,
such as a 50Hz, 60Hz, or 217Hz unwanted noise.
The DACs are supported by a programmable limiter/DRC (Dynamic Range Compressor). This is useful to optimize
the output level for various applications and for use with small loudspeakers. This is an optional feature that may be
programmed to limit the maximum output level and/or boost an output level that is too small.
Digital signal processing is also provided for a 3D Audio Enhancement function, and for a 5-Band Equalizer. These
features are optional, and are programmable over wide ranges. This pair of digital processing features may be
applied jointly to either the ADC audio path or to the DAC audio path, but not to both paths simultaneously.
1.1.4 Voltage Reference and Microphone Bias
Built-in power management includes a high stability voltage reference. This is used as an internal reference, and to
generate a high quality, programmable microphone bias supply voltage that is well isolated from the supply rails.
This microphone bias supply is suitable for both conventional electret (ECM) type microphone, and to power the
newer MEMS all-silicon type microphones.
1.1.5 Digital Interfaces
Command and control of the device is accomplished using a 2-wire/3-wire/4-wire serial control interface. This is a
simple, but highly flexible interface that is compatible with many commonly used command and control serial data
protocols and host drivers.
Digital audio input/output data streams are transferred to and from the device separately from command and control.
The digital audio data interface supports either I2S or PCM audio data protocols, and is compatible with commonly
used industry standard devices that follow either of these two serial data formats.
1.1.6 Clock Requirements
The clocking signals required for the audio signal processing, audio data I/O, and control logic may be provided
externally, or by optional operation of a built-in PLL (Phase Locked Loop). An external master clock (MCLK)
signal must be active for analog audio logic paths to align with control register updates, and is required as the
reference clock input for the PLL, if the PLL is used.
The PLL is provided as a low cost, zero external component count optional method to generate required clocks in
almost any system. The PLL is a fractional-N divider type design, which enables generating accurate desired audio
sample rates derived from a very wide range of commonly available system clocks.
The frequency of the system clock provided as the PLL reference frequency may be any stable frequency in the
range between 8MHz and 33MHz. Because the fractional-N multiplication factor is a very high precision 24-bit
value, any desired sample rate supported by the WAU8822 can be generated with very high accuracy, typically
limited by the accuracy of the external reference frequency. Reference clocks and sample rates outside of these
ranges are also possible, but may involve performance tradeoffs and increased design verification.
WAU8822 Data Sheet Rev 0.86
Page 10 of 21
September 4, 2008
emPowerAudio™
2
Application Information
2.1 Typical Application Schematic
VDDSPK
VDDA
VDDC
VDDB
WAU8822
11
8
14
13
31
26
MCLK
BCLK
FS
VDDB
VDDC
VDDA
7
10
9
VDDSPK
DACIN
ADCOUT
C1
4.7uF
C2
4.7uF
C3
4.7uF
C4
4.7uF
28
24
12
VSSA
VSSSPK
VSSD
16
17
15
18
SCLK
SDIO
CSB/GPIO1
MODE
VSS
C5
1uF
21
22
R5
AUXOUT1
AUXOUT2
220K ohm
R9
R8
VDDB
3
6
vss
optional
LLIN/GPIO2
RLIN/GPIO3
LAUXIN
VSS
Jack Switch
Detection
Example
Analog Inputs:
No Connection
if “not used”
C6
1uF
19
Left Headphone
“tip” on 3.5mm
Stereo connector
C7
220uF
C16
1uF
30
29
20
2
RAUXIN
LMICN
LHP
RHP
C15
1uF
+
R4
1200 ohm
R7
R6
VSS
vss
optional
“sleeve” on 3.5mm
Audio connector
C14
1uF
ECM
“electret”
type Mic
+
1
Right Headphone
“ring” on 3.5mm
Stereo connector
LMICP
C13
1uF
C8
220uF
R3
1200 ohm
R2
1000 ohm
5
4
RMICN
RMICP
C12
1uF
ECM
“electret”
type Mic
23
25
RSPKOUT
LSPKOUT
C11
1uF
R1
1000 ohm
32
MICBIAS
VREF
C10
4.7uF
27
C9
4.7uF
VSS
Figure 2: Schematic with recommended external components for typical application with
AC-coupled headphones and stereo electret (ECM) style microphones.
Note 1: All non-polar capacitors are assumed to be low ESR type parts, such as with MLC construction or similar.
If capacitors are not low ESR, additional 0.1ufd and/or 0.01ufd capacitors may be necessary in parallel with
the bulk 4.7ufd capacitors on the supply rails.
Note 2: Load resistors to ground on outputs may be helpful in some applications to insure a DC path for the output
capacitors to charge/discharge to the desired levels. If the output load is always present and the output load
provides a suitable DC path to ground, then the additional load resistors may not be necessary. If needed,
such load resistors are typically a high value, but a value dependent upon the application requirements.
Note 3: To minimize pops and clicks, large polarized output capacitors should be a low leakage type.
Note 4: Depending on the microphone device and PGA gain settings, common mode rejection can be improved by
choosing the resistors on each node of the microphone such that the impedance presented to any noise on
either microphone wire is equal.
WAU8822 Data Sheet Rev 0.86
Page 11 of 21
September 4, 2008
emPowerAudio™
2.2 Power Consumption
WAU8822 has flexible power management capability which allows sections not being used to be powered down, to
draw minimum current in battery-powered applications. Table – shows typical power consumption in different
operating conditions.
Mode
Conditions
VDDA VDDC VDDB
Total
Power
mW
tbd
= 3V
mA
tbd
= 1.8V
mA
tbd
= 3V
mA
tbd
OFF
Sleep
VREF off, no clocks,
0.1
0.0
0.0
0.3
0.001
0.001
0.001
0.001
1.7
2.9
8.2
6.2
6.5
0.0003
0.0003
0.0003
0.0003
0.005
0.07
0.15
0.045
0.025
0.78
26.7
36.6
88.5
24.4
33.3
78.3
88.5
VREF maintained @ 75kΩ, no clocks,
VREF maintained @ 300kΩ, no clocks,
VREF maintained @ 5kΩ, no clocks,
8kHz
Stereo
Record
7.9
8kHz, PLL on
10.4
24.5
4.4
7.2
22.0
24.5
Stereo
Playback
16Ω HP, 44.1kHz, PLL on, sine wave
16Ω HP, 44.1kHz, quiescent
16Ω HP, 44.1kHz, white noise
16Ω HP, 44.1kHz, sine wave
16Ω HP, 44.1kHz, PLL on, sine wave
0.07
0.005
0.005
0.005
0.07
6.8
8.2
Table 1: Typical Power Consumption in Various Application Modes.
WAU8822 Data Sheet Rev 0.86
Page 12 of 21
September 4, 2008
emPowerAudio™
2.3 Supply Currents of Specific Blocks
WAU8822 can be programmed to enable/disable various analog blocks individually, and the current to some of the
major blocks can be reduced with minimum impact on performance. The table below shows the change in current
consumed with different register settings. Sample rate settings will vary current consumption of VDDC supply,
which draws consumes approximately 4mA @ 1.8V and fs = 48kHz. Lower sampling rates draw lower current.
Register
Dec Hex
Function
Bit
VDDA current increase/
Decrease when enabled
+100μA for 80kΩ and 300kΩ
+260μA for 3kΩ
+100μA
REFIMP[1:0]
IOBUFEN[2]
ABIASEN[3]
MICBIASEN[4]
+600μA
+540μA
Power
1
01 Management
1
+2.5 mA +1/5mA from VDDC with
clocks applied
PLLEN[5]
AUX2MXEN[6]
AUX1MXEN[7]
DCBUFEN[8]
+200μA
+200μA
+140μA
+2.3 mA with 64X OSR
+3.3 mA with 128X OSR
+2.3 mA with 64X OSR
+3.3 mA with 128X OSR
+300μA
+300μA
+650μA
+650μA
LADCEN[0]
RADCEN[1]
LPGAEN[2]
RPGAEN[3]
LBSTEN[4]
RBSTEN[5]
SLEEP[6]
Power
02 Management
2
2
LHPEN[7]
RHPEN[8]
+800μA
+800μA
+1.6 mA with 64X OSR
+1.7 mA with 128X OSR
+1.6 mA with 64X OSR
+1.7 mA with 128X OSR
+250μA
LDACEN[0]
RDACEN[1]
LMIXEN[2]
RMIXEN[3]
BIASGEN[4]
RSPKEN[5]
Power
03 Management
3
+250μA
3
+1.1 mA from VDDSPK
+1.1 mA from VDDSPK
+225μA
+225μA
-1.2mA with IBIADJ at 11
LSPKEN[6]
AUXOUT2EN[7]
AUXOUT1EN[8]
IBIADJ[1:0]
REGVOLT[2:3]
MICBIASM[4]
LPSPKD[5]
LPADC[6]
LPIPBST[7]
Power
3A Management
4
58
-1.1mA with no SNR decrease @ 8kHz
-600μA with no SNR decrease @ 8kHz
-1.1mA with 1.4dB SNR decrease
@ 44.1kHz
LPDAC[8]
Table 2: VDDA 3.3V Supply Current in Various Modes
WAU8822 Data Sheet Rev 0.86
Page 13 of 21
September 4, 2008
emPowerAudio™
3
Appendix A: Digital Filter Characteristics
Parameter
ADC Filter
Conditions
Min
Typ
0.5
Max
0.454
Units
+/- 0.015dB
-6dB
0
fs
fs
Passband
Passband Ripple
+/-0.015
dB
Stopband
0.546
-60
fs
Stopband Attenuation
Group Delay
f > 0.546*fs
dB
1/fs
28.25
ADC High Pass Filter
-3dB
3.7
Hz
Hz
Hz
High Pass Filter Corner
Frequency
-0.5dB
-0.1dB
10.4
21.6
DAC Filter
+/- 0.035dB
-6dB
0
0.454
fs
fs
Passband
0.5
Passband Ripple
+/-0.035
dB
Stopband
0.546
-55
fs
Stopband Attenuation
Group Delay
f > 0.546*fs
dB
1/fs
28
Table 3: Digital Filter Characteristics
TERMINOLOGY
1. Stop Band Attenuation (dB) – the degree to which the frequency spectrum is attenuated (outside audio band)
2. Pass-band Ripple – any variation of the frequency response in the pass-band region
3. Note that this delay applies only to the filters and does not include other latencies, such as from the serial data interface
WAU8822 Data Sheet Rev 0.86
Page 14 of 21
September 4, 2008
emPowerAudio™
Figure 3: DAC Filter Frequency Response
Figure 5: ADC Filter Frequency Response
Figure 4: DAC Filter Ripple
Figure 6: ADC Filter Ripple
WAU8822 Data Sheet Rev 0.86
Page 15 of 21
September 4, 2008
emPowerAudio™
0
-2
-4
-6
d
B
r
10
20
30
Hz
Figure 7: ADC Highpass Filter Response, Audio Mode
0
-20
-40
d
B
r
-60
-80
100
500
700
300
900
Hz
Figure 8: ADC Highpass Filter Response, HPF enabled, FS = 48kHz
0
-20
-40
d
B
r
-60
-80
100
500
700
300
900
Hz
Figure 9: ADC Highpass Filter Response, HPF enabled, FS = 24kHz
0
-20
-40
d
B
r
-60
-80
100
500
700
300
900
Hz
Figure 10: ADC Highpass Filter Response, HPF enabled, FS = 12kHz
WAU8822 Data Sheet Rev 0.86
Page 16 of 21
September 4, 2008
emPowerAudio™
+15
+10
+5
0
d
B
r
-5
-10
-15
20
50
100
200
500
1k
2k
5k
10k
20k
Hz
Figure 11: EQ Band 1 Gains for Lowest Cut-Off Frequency
+15
+10
+5
0
d
B
r
-5
-10
-15
20
50
100
200
500
1k
2k
5k
10k
20k
Hz
Figure 12: EQ Band 2 Peak Filter Gains for Lowest Cut-Off Frequency with EQ2BW = 0
+15
+10
+5
d
0
B
r
-5
-10
-15
20
50
100
200
500
1k
2k
5k
10k
20k
Hz
Figure 13: EQ Band 2, EQ2BW = 0 versus EQ2BW = 1
+15
+10
+5
0
d
B
r
-5
-10
-15
20
50
100
200
500
1k
2k
5k
10k
20k
Hz
Figure 14: EQ Band 3 Peak Filter Gains for Lowest Cut-Off Frequency with EQ3BW = 0
WAU8822 Data Sheet Rev 0.86
Page 17 of 21
September 4, 2008
emPowerAudio™
+15
+10
+5
0
d
B
r
-5
-10
-15
20
50
100
200
500
1k
2k
5k
10k
20k
Hz
Figure 15: EQ Band 3, EQ3BW = 0 versus EQ3BW = 1
+15
+10
+5
0
T
d
B
r
-5
-10
-15
Figure 16: EQ Band 4 Peak Filter Gains for Lowest Cut-Off Frequencies with EQ4BW = 0
+15
+10
+5
d
0
B
r
-5
-10
-15
20
50
100
200
500
1k
2k
5k
10k
20k
Hz
Figure 17: EQ Band 4, EQ4BW = 0 versus EQ4BW =1
+15
+10
+5
0
d
B
r
-5
-10
-15
20
50
100
200
500
1k
2k
5k
10k
20k
Hz
Figure 18: EQ Band 5 Gains for Lowest Cut-Off Frequency
WAU8822 Data Sheet Rev 0.86
Page 18 of 21
September 4, 2008
emPowerAudio™
4
Appendix D: Register Overview
DEC HEX NAME
Bit 8
Bit 7
Bit 6
Bit5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
0
1
2
3
00 Software Reset
RESET (SOFTWARE)
01 Power Management 1
02 Power Management 2
DCBUFEN AUX1MXEN AUX2MXEN
PLLEN
RBSTEN
RSPKEN
MICBIASEN ABIASEN
IOBUFEN
LPGAEN
LMIXEN
REFIMP
000
000
000
RHPEN
NHPEN
SLEEP
LBSTEN
RPGAEN
RMIXEN
RADCEN
RDACEN
LADCEN
LDACEN
03 Power Management 3 AUXOUT1EN AUXOUT2EN
LSPKEN
BIASGEN
General Audio Controls
4
5
04 Audio Interface
05 Companding
06 Clock Control 1
07 Clock Control 2
08 GPIO
BCLKP
LRP
WLEN
AIFMT
DACCM
BCLKSEL
DACPHS
ADCPHS
MONO
PASSTHRU
CLKIOEN
SCLKEN
050
000
140
000
000
000
000
0FF
0FF
000
100
0FF
0FF
Reserved
CMB8
ADCCM
6
CLKM
MCLKSEL
Reserved
Reserved
7
4WSPIEN
SMPLR
8
Reserved
GPIO1PLL
GPIO1PL
DACOS
GPIO1SEL
9
09 Jack Detect 1
0A DAC Control
0B Left DAC Volume
0C Right DAC Volume
0D Jack Detect 2
0E ADC Control
JCKMIDEN
Reserved
LDACVU
JCKDEN
SOFTMT
JCKDIO
Reserved
Reserved
10
11
12
13
14
15
16
17
AUTOMT
RDACPL
LDACPL
LADCPL
LDACGAIN
RDACGAIN
RDACVU
Reserved
HPFEN
JCKDOEN1
HPF
JCKDOEN0
HPFAM
ADCOS
Reserved
RADCPL
F
Left ADC Volume
LADCVU
RADCVU
LADCGAIN
RADCGAIN
10 Right ADC Volume
11 Reserved
Equalizer
18
19
20
21
22
23
12 EQ1-low cutoff
EQM
Reserved
Reserved
Reserved
Reserved
EQ1CF
EQ2CF
EQ3CF
EQ4CF
EQ5CF
EQ1GC
EQ2GC
EQ3GC
EQ4GC
EQ5GC
12C
02C
02C
02C
02C
13 EQ2-peak 1
14 EQ3-peak 2
15 EQ4-peak3
16 EQ5-high cutoff
17 Reserved
EQ2BW
EQ3BW
EQ4BW
Reserved
DAC Limiter
24
25
26
18 DAC Limiter 1
DACLIMEN
DACLIMDCY
DACLIMATK
DACLIMBST
032
000
19 DAC Limiter 2
1A Reserved
Reserved
DACLIMTHL
Notch Filter
27
28
29
30
31
1B Notch Filter 1
NFCU1
NFCU2
NFCU3
NFCU4
NFCEN
Reserved
Reserved
Reserved
NFCA0[13:7]
000
000
000
000
1C Notch Filter 2
1D Notch Filter 3
1E Notch Filter 4
1F Reserved
NFCA0[6:0]
NFCA1[13:7]
NFCA1[6:0]
ALC and Noise Gate Control
32
33
34
35
20 ALC Control 1
21 ALC Control 2
22 ALC Control 3
23 Noise Gate
ALCEN
Reserved
ALCMXGAIN
ALCMNGAIN
038
00B
032
010
Reserved
ALCM
ALCHT
ALCSL
ALCDCY
ALCATK
Reserved
ALCTBLSEL
PLLMCLK
ALCNEN
ALCNTH
Phase Locked Loop
36
37
38
39
40
24 PLL N
Reserved
Reserved
PLLN
008
00C
093
0E9
000
25 PLL K 1
26 PLL K 2
27 PLL K 3
28 Mic Bias Mode
PLLK[23:18]
PLLK[17:9]
PLLK[8:0]
Reserved
MICBIASM
Miscellaneous
29 3D control
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
Reserved
3DDEPTH
000
2A Reserved
2B Right Speaker Submix
2C Input Control
Reserved
RMIXMUT
RSUBBYP
RAUXRSUBG
RAUXSMUT
000
033
010
010
100
100
002
001
001
039
039
039
039
001
001
000
MICBIASV
RLINRPGA RMICNRPGA RMICPRPGA
Reserved
LPGAGAIN
RPGAGAIN
Reserved
LLINLPGA LMICNLPGA LMICPLPGA
2D Left Input PGA Gain
2E Right Input PGA Gain
2F Left ADC Boost
30 Right ADC Boost
31 Output Control
32 Left Mixer
LPGAU
RPGAU
LPGAZC
RPGAZC
Reserved
Reserved
LPGAMT
RPGAMT
LPGABST
RPGABST
LPGABSTGAIN
RPGABSTGAIN
LAUXBSTGAIN
RAUXBSTGAIN
TSEN
SPKSTAGE
AUX2BST
Reserved
LDACRMX
RDACLMX
LAUXLMX
RAUXRMX
AUX1BST
SPKBST
AOUTIMP
LDACLMX
RDACRMX
LAUXMXGAIN
RAUXMXGAIN
LHPZC
LBYPMXGAIN
RBYPMXGAIN
LBYPLMX
33 Right Mixer
RBYPRMX
34 LHP Volume
LHPVU
RHPVU
LSPKVU
RSPKVU
LHPMUTE
RHPMUTE
LHPGAIN
35 RHP Volume
RHPZC
RHPGAIN
LSPKGAIN
RSPKGAIN
36 LSPKOUT Volume
37 RSPKOUT Volume
38 AUX2 Mixer
LSPKZC
LSPKMUTE
RSPKMUTE
AUXOUT2MT
RSPKZC
Reserved
Reserved
LPDAC LPIPBST
Reserved
AUX1MIX>2 LADCAUX2 LMIXAUX2
LDACAUX2
RDACAUX1
39 AUX1 Mixer
AUXOUT1MT AUX1HALF LMIXAUX1 LDACAUX1 RADCAUX1 RMIXAUX1
3A Power Management 4
LPADC
LPSPKD
MICBIASM
REGVOLT
IBADJ
PCM Time Slot and ADCOUT Impedance Option Control
59
60
61
3B Left Time Slot
3C Misc
LTSLOT[8:0]
PUDPE
000
020
000
PCMTSEN
Reserved
TRI
PCM8BIT
PUDEN
PUDPS
Reserved
RTSLOT[9]
LTSLOT[9]
3D Right Time Slot
RTSLOT[8:0]
Silicon Revision and Device ID
62
63
3E Device Revision #
3F Device ID
REV
xxx
xxx
ID
WAU8822 Data Sheet Rev 0.86
Page 19 of 21
September 4, 2008
emPowerAudio™
5
Package Dimensions
32-lead Plastic QFN; 5X5mm2, 1.0mm thickness, 0.5mm lead pitch
WAU8822 Data Sheet Rev 0.86
Page 20 of 21
September 4, 2008
emPowerAudio™
6
Ordering Information
Nuvoton Part Number Description
WAU8822YG
Package Material:
Pb-free Package
G
=
Package Type:
Y
=
32-Pin QFN Package
Version History
VERSION
A0.0
DATE
PAGE
NA
DESCRIPTION
February, 2008
Preliminary Revision
A0.6
May 2008
NA
NA
Preliminary Revision
Preliminary Revision
A0.86
September 2008
Table 4: Version History
Important Notice
Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or
equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments,
transportation instruments, traffic signal instruments, combustion control instruments, or for other applications
intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure
of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or
environmental damage could occur.
Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to
fully indemnify Nuvoton for any damages resulting from such improper use or sales.
WAU8822 Data Sheet Rev 0.86
Page 21 of 21
September 4, 2008
emPowerAudio™
相关型号：
©2020 ICPDF网 联系我们和版权申明