XRA1202IG16-F [EXAR]
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET;
| 型号： | XRA1202IG16-F |
| 厂家： | 
EXAR CORPORATION |
| 描述： | 8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET |
| 文件： | 总16页 (文件大小：155K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
XRA1202/1202P
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
APRIL 2013
REV. 1.0.1
FEATURES
GENERAL DESCRIPTION
•
•
•
•
•
1.65V to 3.6V operating voltage
8 General Purpose I/Os (GPIOs)
5V tolerant inputs
The XRA1202/1202P is an 8-bit GPIO expander with
an I2C/SMBus interface.
After power-up, the
XRA1202 has internal 100K ohm pull-up resistors on
each I/O pin that can be individually enabled. The
XRA1202P has the internal pull-up resistors enabled
upon power-up in case it is necessary for the inputs
to be in a known state.
Maximum stand-by current of 1uA at +1.8V
I2C/SMBus bus interface
■
■
I2C clock frequency up to 400kHz
Noise filter on SDA and SCL inputs
In addition, the GPIOs on the XRA1202/1202P can
individually be controlled and configured. As outputs,
the GPIOs can be outputs that are high, low or in
three-state mode. The three-state mode feature is
useful for applications where the power is removed
from the remote devices, but they may still be
connected to the GPIO expander.
■
Up to 16 I2C Slave Addresses
•
Individually programmable inputs
■
■
■
■
■
Internal pull-up resistors
Polarity inversion
As inputs, the internal pull-up resistors can be
enabled or disabled and the input polarity can be
inverted. The interrupt can be programmed for
Individual interrupt enable
Rising edge and/or Falling edge interrupt
Input filter
different behaviors.
The interrupts can be
programmed to generate an interrupt on the rising
edge, falling edge or on both edges. The interrupt
can be cleared if the input changes back to its original
state or by reading the current state of the inputs.
•
Individually programmable outputs
■
■
Output Level Control
Output Three-State Control
•
•
•
•
•
Open-drain active low interrupt output
Active-low reset input
The XRA1202/1202P are enhanced versions of the
PCA9538. The XRA1202 is pin and software
compatible with the PCA9538 (note: software
registers are compatible to the PCA9538, but the I2C
slave address is different).
Pin and software compatible with PCA9538
3kV HBM ESD protection per JESD22-A114F
200mA latch-up performance per JESD78B
The XRA1202 is available in 16-pin QFN and 16-pin
TSSOP packages. The XRA1202P is available in the
16-pin QFN package.
APPLICATIONS
•
•
•
•
•
Personal Digital Assistants (PDA)
Cellular Phones/Data Devices
Battery-Operated Devices
Global Positioning System (GPS)
Bluetooth
Exar Corporation 48720 Kato Road, Fremont CA, 94538 • (510) 668-7000 • FAX (510) 668-7017 • www.exar.com
XRA1202/1202P
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
REV. 1.0.1
FIGURE 1. XRA1202/1202P BLOCK DIAGRAM
VCC
(1.65V – 3.6V)
SCL
SDA
P0
P1
P2
P3
P4
P5
P6
P7
I2C/
SMBus
Interface
GPIO
Control
Registers
A1
A0
GPIOs
RESET#
IRQ#
GND
ORDERING INFORMATION
N
UMBER O
F
O
PERATING
T
EMPERATURE
P
ART
N
UMBER
P
ACKAGE
D
EVICE
STATUS
GPIO
S
RANGE
XRA1202IL16-F
XRA1202IL16TR-F
XRA1202PIL16-F
XRA1202PIL16TR-F
XRA1202IG16-F
QFN-16
QFN-16
8
8
8
8
8
8
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
Active
Active
Active
Active
Active
Active
QFN-16
QFN-16
TSSOP-16
TSSOP-16
XRA1202IG16TR-F
NOTE: TR = Tape and Reel, F = Green / RoHS
FIGURE 2. PIN
OUT
A
SSIGNMENTS
A0
A1
16 VCC
15 SDA
14 SCL
13 IRQ#
12 P7
1
2
3
4
5
6
7
8
16 15 14 13
1
SCL
12
RESET#
P0
RESET#
P0
XRA1202/
11 IRQ#
10 P7
2
XRA1202P
XRA1202
16-Pin TSSOP
16-Pin QFN
3
4
P1
P2
P1
9
P6
P2
11 P6
5
6
7
8
P3
P5
P4
10
9
GND
2
XRA1202/1202P
REV. 1.0.1
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
PIN DESCRIPTIONS
Pin Description
QFN-16 TSSOP-16
NAME
TYPE
DESCRIPTION
P
IN#
PIN#
I2C INTERFACE
SDA
SCL
13
12
11
15
14
13
I/O
I
I2C-bus data input/output (open-drain).
I2C-bus serial input clock.
IRQ#
OD
Interrupt output (open-drain, active LOW).
A0
A1
15
16
1
2
I
I
These pins select the I2C slave address. See Table 1
.
RESET#
1
3
I
Reset (active LOW) - A longer than 40 ns LOW pulse on this pin will reset the
internal registers and all GPIOs will be configured as inputs.
GPIOs
P0
P1
P2
P3
P4
P5
P6
P7
2
3
4
5
I/O
General purpose I/Os P0-P7. All GPIOs are configured as inputs upon power-
I/O up or after a reset. After power-up or reset, the internal pull-up resistors are
enabled for the XRA1202P. After power-up or reset, the internal pull-up resis-
tors are disabled for the XRA1202.
4
6
I/O
I/O
I/O
I/O
I/O
I/O
5
7
7
9
8
10
11
12
9
10
ANCILLARY SIGNALS
VCC
GND
GND
14
6
16
8
Pwr
Pwr
Pwr
1.65V to 3.6V VCC supply voltage.
Power supply common, ground.
Center
Pad
-
The exposed pad at the bottom surface of the package is designed for thermal
performance. Use of a center pad on the PCB is strongly recommended for ther-
mal conductivity as well as to provide mechanical stability of the package on the
PCB. The center pad is recommended to be solder masked defined with open-
ing size less than or equal to the exposed thermal pad on the package bottom to
prevent solder bridging to the outer leads of the device. Thermal vias must be
connected to GND plane as the thermal pad of package is at GND potential.
Pin type: I=Input, O=Output, I/O= Input/output, OD=Output Open Drain.
3
XRA1202/1202P
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
1.0 FUNCTIONAL DESCRIPTIONS
REV. 1.0.1
1.1
I2C-bus Interface
The I2C-bus interface is compliant with the Standard-mode and Fast-mode I2C-bus specifications. The I2C-bus
interface consists of two lines: serial data (SDA) and serial clock (SCL). In the Standard-mode, the serial clock
and serial data can go up to 100 kbps and in the Fast-mode, the serial clock and serial data can go up to 400
kbps.
The first byte sent by an I2C-bus master contains a start bit (SDA transition from HIGH to LOW when SCL is
HIGH), 7-bit slave address and whether it is a read or write transaction. The next byte is the sub-address that
contains the address of the register to access. The XRA120x responds to each write with an acknowledge
(SDA driven LOW by XRA1202/1202P for one clock cycle when SCL is HIGH). The last byte sent by an I2C-
bus master contains a stop bit (SDA transition from LOW to HIGH when SCL is HIGH). See Figures 3 - 5
below. For complete details, see the I2C-bus specifications.
F
IGURE 3. I2C START AND
STOP CONDITIONS
SDA
SCL
S
P
START condition
STOP condition
FIGURE 4. MASTER WRITES TO SLAVE
S LAV E
AD D R E SS
C O M M AN D
BY TE
D ATA
BY TE
S
W
A
A
A
P
W hite block: host to XR A120x
G rey block: X R A 120x to host
FIGURE 5. MASTER READS FROM SLAVE
SLAVE
ADDRESS
COMMAND
BYTE
SLAVE
ADDRESS
S
W
A
A
S
R
A
nDATA
A
LAST DATA
NA
P
White block: host to XRA120x
Grey block: XRA120x to host
4
XRA1202/1202P
REV. 1.0.1
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
1.1.1
I2C-bus Addressing
There could be many devices on the I2C-bus. To distinguish itself from the other devices on the I2C-bus, the
XRA1202/1202P has up to 16 I2C slave addresses using the A1-A0 address lines. Table 1 below shows the
different addresses that can be selected.
T
ABLE 1: I2C ADDRESS
MAP
I2C ADDRESS
A1
A0
SCL
SCL
SDA
SDA
SCL
SCL
SDA
SDA
GND
GND
VCC
VCC
GND
GND
VCC
VCC
GND
VCC
GND
VCC
SCL
SDA
SCL
SDA
GND
VCC
GND
VCC
SCL
SDA
SCL
SDA
0x20 (0010 000X)
0x22 (0010 001X)
0x24 (0010 010X)
0x26 (0010 011X)
0x30 (0011 000X)
0x32 (0011 001X)
0x34 (0011 010X)
0x36 (0011 011X)
0x40 (0100 000X)
0x42 (0100 001X)
0x44 (0100 010X)
0x46 (0100 011X)
0x50 (0101 000X)
0x52 (0101 001X)
0x54 (0101 010X)
0x56 (0101 011X)
5
XRA1202/1202P
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
REV. 1.0.1
1.1.2
I2C Read and Write
A read or write transaction is determined by bit-0 of the slave address. If bit-0 is ’0’, then it is a write
transaction. If bit-0 is ’1’, then it is a read transaction.
1.1.3
I2C Command Byte
An I2C command byte is sent by the I2C master following the slave address. The command byte indicates the
address offset of the register that will be accessed. Table 2 below lists the command bytes for each register.
T
ABLE 2: I2C COMMAND
B
YTE (REGISTER
A
DDRESS
)
COMMAND
B
YTE
REGISTER
NAME
DESCRIPTION
READ/WRITE
DEFAULT VALUES
0x00
GSR - GPIO State
OCR - Output Control
Read-Only
Read/Write
Read/Write
Read/Write
Read/Write
0xXX
0xFF
0x00
0xFF
0x01
0x02
PIR - Input Polarity Inversion
GCR - GPIO Configuration
0x03
0x04
PUR - Input Internal Pull-up Resistor Enable/Disable
0x00 (XRA1202)
0xFF (XRA1202P)
0x05
0x06
0x07
0x08
0x09
0x0A
IER - Input Interrupt Enable
Read/Write
Read/Write
Read
0x00
0x00
0x00
0x00
0x00
0xFF
TSCR - Output Three-State Control
ISR - Input Interrupt Status
REIR - Input Rising Edge Interrupt Enable
FEIR - Input Falling Edge Interrupt Enable
IFR - Input Filter Enable/Disable
Read/Write
Read/Write
Read/Write
6
XRA1202/1202P
REV. 1.0.1
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
1.2
Interrupts
The table below summarizes the interrupt behavior of the different register settings for the XRA1202/1202P.
TABLE 3: INTERRUPT GENERATION AND CLEARING
GCR IER REIR FEIR IFR
INTERRUPT
GENERATED
BY
:
INTERRUPT CLEARED BY:
BIT
B
IT
BIT
BIT
BIT
1
0
X
X
X
No interrupts enabled (default)
N/A
0
1
A rising or falling edge on the input
Reading the GSR register or if the input
changes back to its previous state (state of
input during last read to GSR)
A rising or falling edge on the input and
remains in the new state for more than
1075ns
1
1
0
0
0
1
A rising edge on the input
Reading the GSR register
Reading the GSR register
Reading the GSR register
1
1
1
1
1
0
0
1
A rising edge on the input and remains high
for more than 1075ns
0
1
A falling edge on the input
A falling edge on the input and remains low
for more than 1075ns
0
1
A rising or falling edge on the input
A rising or falling edge on the input and
remains in the new state for more than
1075ns
1
0
1
x
1
x
1
x
x
No interrupts in output mode
N/A
7
XRA1202/1202P
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
2.0 REGISTER DESCRIPTION
REV. 1.0.1
2.1
GPIO State Register (GSR) - Read-Only
The status of P7 - P0 can be read via this register. A read will show the current state of these pins (or the
inverted state of these pins if enabled via the PIR Register). Reading this register will clear an input interrupt
(see Table 3 for complete details). Reading this register will also return the last value written to the OCR
register for any pins that are configured as outputs (ie. this is not the same as the state of the actual output pin
since the output pin can be in three-state mode). A write to this register has no effect. The MSB of this register
corresponds with P7 and the LSB of this register corresponds with P0.
2.2
Output Control Register (OCR) - Read/Write
When P7 - P0 are defined as outputs, they can be controlled by writing to this register. Reading this register
will return the last value written to it, however, this value may not be the actual state of the output pin since
these pins can be in three-state mode. The MSB of this register corresponds with P7 and the LSB of this
register corresponds with P0.
2.3
Input Polarity Inversion Register (PIR) - Read/Write
When P7 - P0 are defined as inputs, this register inverts the polarity of the input value read from the Input Port
Register. If the corresponding bit in this register is set to ’1’, the value of this bit in the GSR Register will be the
inverted value of the input pin. If the corresponding bit in this register is set to ’0’, the value of this bit in the
GSR Register will be the actual value of the input pin. The MSB of this register corresponds with P7 and the
LSB of this register corresponds with P0.
2.4
GPIO Configuration Register (GCR) - Read/Write
This register configures the GPIOs as inputs or outputs. After power-up and reset, the GPIOs are inputs.
Setting these bits to ’0’ will enable the GPIOs as outputs. Setting these bits to ’1’ will enable the GPIOs as
inputs. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.
2.5
Input Internal Pull-up Enable/Disable Register (PUR) - Read/Write
This register enables/disables the internal pull-up resistors for an input. After power-up and reset, the internal
pull-up resistors are disabled for the XRA1202. Writing a ’1’ to these bits will enable the internal pull-up
resistors. After power-up and reset, the internal pull-up resistors are enabled for the XRA1202P. Writing a ’0’
to these bits will disable the internal pull-up resistors. The MSB of this register corresponds with P7 and the
LSB of this register corresponds with P0.
2.6
Input Interrupt Enable Register (IER) - Read/Write
This register enables/disables the interrupts for an input. After power-up and reset, the interrupts are disabled.
Writing a ’1’ to these bits will enable the interrupt for the corresponding input pins. See Table 3 for complete
details of the interrupt behavior for various register settings. No interrupts are generated for outputs when GCR
bit is 0. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.
2.7
Output Three-State Control Register (TSCR) - Read/Write
This register can enable/disable the three-state mode of an output. Writing a ’1’ to these bits will enable the
three-state mode for the corresponding output pins. The MSB of this register corresponds with P7 and the LSB
of this register corresponds with P0.
2.8
Input Interrupt Status Register (ISR) - Read-Only
This register reports the input pins that have generated an interrupt. See Table 3 for complete details of the
interrupt behavior for various register settings. The MSB of this register corresponds with P7 and the LSB of
this register corresponds with P0.
8
XRA1202/1202P
REV. 1.0.1
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
2.9
Input Rising Edge Interrupt Enable Register (REIR) - Read/Write
Writing a ’1’ to these bits will enable the corresponding input to generate an interrupt on the rising edge. See
Table 3 for complete details of the interrupt behavior for various register settings. The MSB of this register
corresponds with P7 and the LSB of this register corresponds with P0.
2.10 Input Falling Edge Interrupt Enable Register (FEIR) - Read/Write
Writing a ’1’ to these bits will enable the corresponding input to generate an interrupt on the falling edge.
Writing a ’1’ to these bits will make that input generate an interrupt on the rising edge only. See Table 3 for
complete details of the interrupt behavior for various register settings. The MSB of this register corresponds
with P7 and the LSB of this register corresponds with P0.
2.11 Input Filter Enable Register (IFR) - Read/Write
By default, the input filters are enabled (IFR = 0xFF). When the input filters are enabled, any pulse that is
greater than 1075ns will generate an interrupt (if enabled). Pulses that are less than 225ns will be filtered and
will not generate an interrupt. Pulses in between this range may or may not generate an interrupt. Writing a ’0’
to these bits will disable the input filter for the corresponding inputs. With the input filters disabled, any change
on the inputs will generate an interrupt (if enabled). See Table 3 for complete details of the interrupt behavior
for various register settings. The MSB of this register corresponds with P7 and the LSB of this register
corresponds with P0.
9
XRA1202/1202P
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
REV. 1.0.1
ABSOLUTE MAXIMUM RATINGS
Power supply voltage
3.6 Volts
160 mA
200 mA
25 mA
Supply current
Ground current
External current limit of each GPIO
Total current limit for GPIO[7:0]
Total supply current sourced by all GPIOs
Operating Temperature
100 mA
160 mA
-40o to +85oC
-65o to +150oC
200 mW
Storage Temperature
Power Dissipation
TYPICAL PACKAGE THERMAL RESISTANCE DATA (MARGIN OF ERROR: ± 15%)
theta-ja = 40oC/W, theta-jc = 26oC/W
Thermal Resistance (16-QFN)
theta-ja = 105oC/W, theta-jc = 20oC/W
Thermal Resistance (16-TSSOP)
10
XRA1202/1202P
REV. 1.0.1
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
ELECTRICAL CHARACTERISTICS
DC ELECTRICAL CHARACTERISTICS
U
NLESS OTHERWISE NOTED: TA = -40O TO +85OC, VCC IS 1.65V TO 3.6V
L
IMITS
L
IMITS
LIMITS
S
YMBOL
P
ARAMETER
UNITS
CONDITIONS
1.8V
±
10%
2.5V
±
10%
3.3V
±
10%
M
IN
MAX
M
IN
M
AX
M
IN
MAX
VIL
VIL
Input Low Voltage
Input Low Voltage
Input High Voltage
Input High Voltage
Output Low Voltage
-0.3
0.3VCC
0.2
-0.3
0.3VCC
0.5
-0.3
0.3VCC
0.8
V
V
V
V
Note 1
Note 2
Note 1
Note 2
-0.3
1.3
1.4
-0.3
1.8
1.8
-0.3
2.3
2.0
VIH
VIH
VOL
VCC
5.5
VCC
5.5
VCC
5.5
0.4
V
V
V
IOL = 3 mA
IOL = 3 mA
IOL = 3 mA
Note 3
0.4
0.4
0.5
VOL
Output Low Voltage
Output Low Voltage
0.5
0.4
0.5
0.4
V
IOL = 8 mA
Note 4
VOL
V
V
V
IOL = 6 mA
IOL = 4 mA
IOL = 1.5 mA
Note 5
0.4
VOH
Output High Voltage
2.6
V
V
V
IOH = -8 mA
IOH = -8 mA
IOH = -8 mA
Note 4
1.8
1.2
IIL
IIH
Input Low Leakage Current
Input High Leakage Current
Power Supply Current
Power Supply Current
Standby Current
±10
±10
50
±10
±10
100
250
2
±10
±10
200
500
5
uA
uA
uA
uA
uA
pF
ICC
ICC
ICCS
CIN
Test 1
Test 2
Test 3
150
1
Input Pin Capacitance
5
5
5
RGPIO GPIO pull-up resistance
RRESET# Reset# pull-up resistance
60
35
140
60
35
140
60
35
140
k
k
Ω
Ω
100k
60k
Ω
±
40%
40%
85
85
85
Ω
±
NOTES:
1. For I2C input signals (SDA, SCL);
2. For GPIOs, A0, A1 and A2 signals;
3. For I2C output signal SDA;
4. For GPIOs;
5. For IRQ# signal;
11
XRA1202/1202P
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
REV. 1.0.1
Test 1: SCL frequency is 400 KHz with internal pull-ups disabled. All GPIOs are configured as inputs. All inputs are steady
at VCC or GND. Outputs are floating or in the tri-state mode.
Test 2: SCL frequency is 400 KHz with internal pull-ups enabled. All GPIOs are configured as inputs. All inputs are steady
at VCC or GND. Outputs are floating or in the tri-state mode.
Test 3: All inputs are steady at VCC or GND to minimize standby current. If internal pull-up is enabled, input voltage level
should be the same as VCC. All GPIOs are configured as inputs. SCL and SDA are at VCC. Outputs are left floating or in
tri-state mode.
AC ELECTRICAL CHARACTERISTICS
Unless otherwise noted: TA=-40o to +85oC, Vcc=1.65V - 3.6V
STANDARD
MODE
FAST MODE
I2C-BUS
I2C-BUS
S
YMBOL
P
ARAMETER
UNIT
MIN
M
AX
M
IN
MAX
fSCL
Operating frequency
0
100
0
400
kHz
µs
µs
µs
ns
µs
ns
ns
µs
µs
ns
ns
ns
µs
µs
µs
µs
TBUF
Bus free time between STOP and START
START condition hold time
START condition setup time
Data hold time
4.7
4.0
4.7
0
1.3
0.6
0.6
0
THD;STA
TSU;STA
THD;DAT
TVD;ACK
TVD;DAT
TSU;DAT
TLOW
THIGH
TF
Data valid acknowledge
SCL LOW to data out valid
Data setup time
0.6
0.6
0.6
0.6
250
4.7
4.0
150
1.3
0.6
Clock LOW period
Clock HIGH period
Clock/data fall time
300
300
300
TR
Clock/data rise time
1000
TSP
Pulse width of spikes tolerance
50
50
I2C-bus GPIO output valid
I2C input pin interrupt valid
TD1
0.2
4
0.2
4
TD4
I2C input pin interrupt clear
SCL delay after reset
TD5
4
4
TD15
3
3
12
XRA1202/1202P
REV. 1.0.1
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
F
IGURE 6. I2C-BUS
TIMING DIAGRAM
START
condition
(S)
Bit 7
MSB
(A7)
Bit 0
LSB
(R/W)
STOP
condition
(P)
Bit 6
(A6)
Acknowledge
(A)
Protocol
TSU;STA
TLOW THIGH
1/FSCL
SCL
SDA
TF
TR
TSP
TBUF
THD;STA
TSU;DAT
THD;DAT
TVD;DAT
TVD;ACK
TSU;STO
FIGURE 7. WRITE
TO
O
UTPUT
SLAVE
ADDRESS
COMMAND
BYTE
SDA
W
A
A
DATA
A
TD1
GPIOn
FIGURE 8. GPIO PIN
INTERRUPT
ACK from slave
ACK from slave
ACK from m aster
SLAVE
ADDRESS
COMMAND
BYTE
SLAVE
ADDRESS
SDA
INT#
W
A
A
S
R
A
DATA
A
P
TD4
TD5
Px
13
XRA1202/1202P
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
REV. 1.0.1
PACKAGE DIMENSIONS (16 PIN QFN - 3 X 3 X 0.9 mm, 0.50 PITCH
)
θ
Note: the actual center pad
is metallic and the size (D2)
is device-dependent with a
typical tolerance of 0.3mm
Note: The control dimension is in millimeter.
INCHES
MAX
MILLIMETERS
SYMBOL
MIN
MIN
0.80
0.00
0.00
MAX
1.00
0.05
0.20
A
A1
A3
D
0.031
0.000
0.000
0.039
0.002
0.008
0.118 BSC
3.00 BSC
D2
b
0.063
0.010
0.071
0.014
1.60
0.25
1.80
0.35
e
0.020 BSC
0.50 BSC
L
0.012
0
0.020
14o
-
0.30
0
0.50
14o
-
θ
k
0.008
0.20
14
XRA1202/1202P
REV. 1.0.1
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
PACKAGE DIMENSIONS (16 PIN TSSOP - 4.4 mm
)
Note: The control dimension is in millimeter.
INCHES
MILLIMETERS
SYMBOL
MIN
MAX
0.047
0.006
0.037
0.012
0.008
0.201
0.264
0.177
MIN
MAX
1.20
0.15
0.95
0.30
0.2
A
A1
A2
b
0.031
0.002
0.031
0.007
0.004
0.193
0.240
0.169
0.80
0.05
0.80
0.19
0.09
4.90
6.30
4.30
C
D
5.10
6.60
4.50
E
E1
e
0.0256 BSC
0.65 BSC
L
0.018
0°
0.030
8°
0.45
0°
0.75
8°
α
15
XRA1202/1202P
8-BIT I2C/SMBUS GPIO EXPANDER WITH RESET
REV. 1.0.1
REVISION HISTORY
D
ATE
REVISION
DESCRIPTION
September 2011
April 2013
1.0.0
Initial released datasheet for XRA1202.
1.0.1
Added new XRA1202P part numbers: XRA1202PIL16-F and XRA1202PIL16TR-F.
NOTICE
EXAR Corporation reserves the right to make changes to the products contained in this publication in order to
improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any
circuits described herein, conveys no license under any patent or other right, and makes no representation that
the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration
purposes and may vary depending upon a user’s specific application. While the information in this publication
has been carefully checked; no responsibility, however, is assumed for inaccuracies.
EXAR Corporation does not recommend the use of any of its products in life support applications where the
failure or malfunction of the product can reasonably be expected to cause failure of the life support system or
to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless
EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has
been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately
protected under the circumstances.
Copyright 2013 EXAR Corporation
Datasheet April 2013.
Send your UART technical inquiry with technical details to hotline: uarttechsupport@exar.com.
Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.
16
相关型号：
XRA1203IG24-F
Parallel I/O Port, 16-Bit, 16 I/O, CMOS, PDSO24, 4.40 MM, ROHS COMPLIANT, TSSOP-24
EXAR
XRA1203IG24TR-F
Parallel I/O Port, 16-Bit, 16 I/O, CMOS, PDSO24, 4.40 MM, ROHS COMPLIANT, TSSOP-24
EXAR
XRA1203IL24TR-F
Parallel I/O Port, 16-Bit, 16 I/O, CMOS, 4 X 4 MM, 0.90 MM HEIGHT, ROHS COMPLIANT, QFN-24
EXAR
©2020 ICPDF网 联系我们和版权申明