74ALVC16841MTDX [FAIRCHILD]
10-Bit D-Type Latch ; 10位D类锁存器\n
| 型号： | 74ALVC16841MTDX |
| 厂家： | 
FAIRCHILD SEMICONDUCTOR |
| 描述： | 10-Bit D-Type Latch
|
| 文件： | 总6页 (文件大小：98K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
November 2001
Revised November 2001
74ALVC16841
Low Voltage 20-Bit Transparent Latch
with 3.6V Tolerant Inputs and Outputs
General Description
Features
I 1.65V–3.6V VCC supply operation
The ALVC16841 contains twenty non-inverting latches with
3-STATE outputs and is intended for bus oriented applica-
tions. The device is byte controlled. The flip-flops appear
transparent to the data when the Latch enable (LE) is
HIGH. When LE is LOW, the data that meets the setup time
is latched. Data appears on the bus when the Output
Enable (OE) is LOW. When OE is HIGH, the outputs are in
a high impedance state.
I 3.6V tolerant inputs and outputs
I tPD (Dn to On)
3.5 ns max for 3.0V to 3.6V VCC
3.9 ns max for 2.3V to 2.7V VCC
6.8 ns max for 1.65V to 1.95V VCC
I Power-off high impedance inputs and outputs
I Supports live insertion and withdrawal (Note 1)
I Uses patented noise/EMI reduction circuitry
I Latchup conforms to JEDEC JED78
I ESD performance:
The 74ALVC16841 is designed for low voltage (1.65V to
3.6V) VCC applications with I/O compatibility up to 3.6V.
The 74ALVC16841 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Human body model > 2000V
Machine model > 200V
Note 1: To ensure the high-impedance state during power up or power
down, OE should be tied to VCC through a pull-up resistor; the minimum
value of the resistor is determined by the current-sourcing capability of the
driver.
Ordering Code:
Order Number
Package Number
Package Description
74ALVC16841MTD
MTD56
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Pin Descriptions
Pin Names
Description
OEn
LEn
Output Enable Input (Active LOW)
Latch Enable Input
Inputs
D0–D19
O0–O19
Outputs
© 2001 Fairchild Semiconductor Corporation
DS500690
www.fairchildsemi.com
Connection Diagram
Truth Tables
Inputs
OE1
Outputs
O0–O9
LE1
D0–D9
X
H
H
L
H
L
L
L
X
L
Z
L
H
X
H
O0
Inputs
OE2
Outputs
O10–O19
LE2
D10–D19
X
H
H
L
H
L
L
L
X
L
Z
L
H
X
H
O0
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance
O0 = Previous O0 before HIGH-to-LOW of Latch Enable
Functional Description
The 74ALVC16841 contains twenty D-type latches with
3-STATE outputs. The device is byte controlled with each
byte functioning identically, but independent of the other.
Control pins can be shorted together to obtain full 20-bit
operation. The following description applies to each byte.
When the Latch Enable (LEn) input is HIGH, data on the Dn
D-type input changes. When LEn is LOW, the latches store
information that was present on the D-type inputs a setup
time preceding the HIGH-to-LOW transition on LEn. The
3-STATE outputs are controlled by the Output Enable
(OEn) input. When OEn is LOW the standard outputs are in
the 2-state mode. When OEn is HIGH, the standard outputs
enters the latches. In this condition the latches are trans-
parent, i.e., a latch output will change states each time its
are in the high impedance mode but this does not interfere
with entering new data into the latches.
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
Absolute Maximum Ratings(Note 2)
Recommended Operating
Conditions (Note 4)
Supply Voltage (VCC
)
−0.5V to +4.6V
−0.5V to 4.6V
DC Input Voltage (VI)
Power Supply
Output Voltage (VO) (Note 3)
−0.5V to VCC +0.5V
Operating
1.65V to 3.6V
0V to VCC
DC Input Diode Current (IIK
)
Input Voltage (VI)
VI < 0V
−50 mA
−50 mA
50 mA
Output Voltage (VO)
0V to VCC
DC Output Diode Current (IOK
)
Free Air Operating Temperature (TA)
Minimum Input Edge Rate (∆t/∆V)
VIN = 0.8V to 2.0V, VCC = 3.0V
Note 2: The Absolute Maximum Ratings are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the Absolute Maximum Rat-
ings. The “Recommended Operating Conditions” table will define the condi-
tions for actual device operation.
−40°C to +85°C
VO < 0V
DC Output Source/Sink Current
(IOH/IOL
10 ns/V
)
DC VCC or GND Current per
Supply Pin (ICC or GND)
100 mA
Storage Temperature Range (TSTG
)
−65°C to +150°C
Note 3: IO Absolute Maximum Rating must be observed.
Note 4: Floating or unused inputs must be held HIGH or LOW.
DC Electrical Characteristics
VCC
Symbol
VIH
Parameter
HIGH Level Input Voltage
Conditions
Min
Max
Units
(V)
1.65 -1.95 0.65 x VCC
2.3 - 2.7
2.7 - 3.6
1.65 -1.95
2.3 - 2.7
2.7 - 3.6
1.65 - 3.6
1.65
1.7
2.0
V
VIL
LOW Level Input Voltage
HIGH Level Output Voltage
0.35 x VCC
0.7
V
V
0.8
VOH
IOH = −100 µA
VCC - 0.2
IOH = −4 mA
IOH = −6 mA
IOH = −12 mA
1.2
2
2.3
2.3
1.7
2.2
2.4
2
2.7
3.0
IOH = −24 mA
IOL = 100 µA
IOL = 4 mA
IOL = 6 mA
IOL = 12mA
3.0
VOL
LOW Level Output Voltage
1.65 - 3.6
1.65
0.2
0.45
0.4
0.7
0.4
0.55
5.0
10
2.3
V
2.3
2.7
IOL = 24 mA
3
II
Input Leakage Current
3-STATE Output Leakage
Quiescent Supply Current
Increase in ICC per Input
0 ≤ VI ≤ 3.6V
3.6
µA
µA
µA
µA
IOZ
ICC
∆ICC
0 ≤ VO ≤ 3.6V
3.6
VI = VCC or GND, IO = 0
VIH = VCC − 0.6V
3.6
40
3 -3.6
750
3
www.fairchildsemi.com
AC Electrical Characteristics
T A = −40°C to +85°C, RL = 500Ω
CL = 50 pF
V CC = 3.3V 0.3V
CL = 30 pF
V CC = 2.5V 0.2V V CC = 1.8V 0.15V
Symbol
Parameter
Units
V CC = 2.7V
Min
Max
Min
Max
Min
Max
Min
Max
tPHL, tPLH Propagation Delay
Bus to Bus
1.3
3.5
4.0
1.5
1.5
3.9
1.0
3.4
4.4
1.5
6.8
ns
ns
tPHL, tPLH Propagation Delay
1.3
4.9
1.0
1.5
8.8
LE to Bus
tPZL, tPZH Output Enable Time
1.3
1.3
1.5
1.5
1.0
4.3
4.2
1.5
1.5
1.5
1.5
1.0
5.4
4.7
1.0
1.0
1.5
1.5
1.0
4.9
4.2
1.5
1.5
4.0
2.5
1.0
9.8
7.6
ns
ns
ns
ns
ns
tPLZ, tPHZ Output Disable Time
tW
tS
Pulse Width
Setup Time
Hold Time
tH
Capacitance
TA = +25°C
Symbol
Parameter
Conditions
Units
VCC
Typical
CIN
Input Capacitance
Output Capacitance
VI = 0V or VCC
VI = 0V or VCC
3.3
3.3
3.3
2.5
6
7
pF
pF
COUT
CPD
Power Dissipation Capacitance Outputs Enabled f = 10 MHz, CL = 50 pF
20
20
pF
www.fairchildsemi.com
4
AC Loading and Waveforms
TABLE 1. Values for Figure 1
TEST
SWITCH
Open
VL
tPLH, tPHL
tPZL, tPLZ
tPZH, tPHZ
GND
FIGURE 1. AC Test Circuit
TABLE 2. Variable Matrix
(Input Characteristics: f = 1MHz; tr = tf = 2ns; Z0 = 50Ω)
VCC
Symbol
3.3V 0.3V
1.5V
2.7V
1.5V
2.5V 0.2V
VCC/2
1.8V 0.15V
VCC/2
Vmi
Vmo
VX
1.5V
1.5V
VCC/2
VCC/2
VOL + 0.3V
VOH − 0.3V
6V
VOL + 0.3V
VOH − 0.3V
6V
VOL + 0.15V
VOH − 0.15V
VCC*2
VOL + 0.15V
VOH − 0.15V
VCC*2
VY
VL
FIGURE 3. 3-STATE Output High Enable and
Disable Times for Low Voltage Logic
FIGURE 2. Waveform for Inverting and
Non-Inverting Functions
FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic
FIGURE 5. Propagation Delay, Pulse Width and
rec Waveforms
FIGURE 6. Setup Time, Hold Time and
Recovery Time for Low Voltage Logic
t
5
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD56
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
www.fairchildsemi.com
6
相关型号：
74ALVC16952DGG-T
IC ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transceiver
NXP
74ALVC16952DL-T
IC ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transceiver
NXP
74ALVC2245
Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26з Series Resistors in B Outputs
FAIRCHILD
74ALVC2245MTC
Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26з Series Resistors in B Outputs
FAIRCHILD
74ALVC2245WM
Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26з Series Resistors in B Outputs
FAIRCHILD
74ALVC2245_05
Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26ohm Series Resistors in B Outputs
FAIRCHILD
©2020 ICPDF网 联系我们和版权申明