74F544 [FAIRCHILD]
Octal Registered Transceiver; 八路寄存收发器
| 型号： | 74F544 |
| 厂家： | 
FAIRCHILD SEMICONDUCTOR |
| 描述： | Octal Registered Transceiver |
| 文件： | 总6页 (文件大小：61K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
April 1988
Revised August 1999
74F544
Octal Registered Transceiver
General Description
Features
The 74F544 octal transceiver contains two sets of D-type
latches for temporary storage of data flowing in either
direction. Separate Latch Enable and Output Enable inputs
are provided for each register to permit independent con-
trol of inputting and outputting in either direction of data
flow. The A outputs are guaranteed to sink 24 mA while the
B outputs are rated for 64 mA. The 74F544 inverts data in
both directions.
■ 8-bit octal transceiver
■ Back-to-back registers for storage
■ Separate controls for data flow in each direction
■ A outputs sink 24 mA, B outputs sink 64 mA
Ordering Code:
Order Number Package Number
Package Description
74F544SC
M24B
MSA24
N24C
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
74F544MSA
74F544SPC
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
© 1999 Fairchild Semiconductor Corporation
DS009555
www.fairchildsemi.com
Unit Loading/Fan Out
Input IIH/IIL
U.L.
Pin Names
Description
Output IOH/IOL
HIGH/LOW
OEAB
OEBA
CEAB
CEBA
LEAB
LEBA
A0–A7
A-to-B Output Enable Input (Active LOW)
B-to-A Output Enable Input (Active LOW)
A-to-B Enable Input (Active LOW)
B-to-A Enable Input (Active LOW)
A-to-B Latch Enable Input (Active LOW)
B-to-A Latch Enable Input (Active LOW)
A-to-B Data Inputs or
1.0/1.0
1.0/1.0
20 µA/−0.6 mA
20 µA/−0.6 mA
1.0/2.0
20 µA/−1.2 mA
1.0/2.0
20 µA/−1.2 mA
1.0/1.0
20 µA/−0.6 mA
1.0/1.0
20 µA/−0.6 mA
3.5/1.083
150/40(33.3)
3.5/1.083
600/106.6(80)
70 µA/−650 µA
B-to-A 3-STATE Outputs
−3 mA/24 mA (20 mA)
70 µA/−650 µA
B0–B7
B-to-A Data Inputs or
A-to-B 3-STATE Outputs
−12 mA/64 mA (48 mA)
Functional Description
Data I/O Control Table
The 74F544 contains two sets of eight D-type latches, with
separate input and output controls for each set. For data
flow from A to B, for example, the A-to-B Enable (CEAB)
input must be LOW in order to enter data from A0–A7 or
Inputs
Latch
Status
Output
Buffers
CEAB
LEAB
OEAB
H
X
L
X
H
L
X
X
X
H
L
Latched
Latched
Transparent
—
High Z
—
take data from B0–B7, as indicated in the Data I/O Control
Table. With CEAB LOW, a LOW signal on the A-to-B Latch
Enable (LEAB) input makes the A-to-B latches transparent;
a subsequent LOW-to-HIGH transition of the LEAB signal
puts the A latches in the storage mode and their outputs no
longer change with the A inputs. With CEAB and OEAB
both LOW, the 3-STATE B output buffers are active and
reflect the data present at the output of the A latches. Con-
trol of data flow from B to A is similar, but using the CEBA,
LEBA and OEBA inputs.
—
X
L
X
X
High Z
Driving
—
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Note: A-to-B data flow shown; B-to-A flow control is the same, except using
CEBA, LEBA and OEBA
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
Absolute Maximum Ratings(Note 1)
Recommended Operating
Conditions
Storage Temperature
−65°C to +150°C
Ambient Temperature under Bias
Junction Temperature under Bias
VCC Pin Potential to Ground Pin
Input Voltage (Note 2)
−55°C to +125°C
−55°C to +150°C
−0.5V to +7.0V
Free Air Ambient Temperature
Supply Voltage
0°C to +70°C
+4.5V to +5.5V
−0.5V to +7.0V
Input Current (Note 2)
−30 mA to +5.0 mA
Voltage Applied to Output
in HIGH State (with VCC = 0V)
Standard Output
Note 1: Absolute maximum ratings are values beyond which the device
may be damaged or have its useful life impaired. Functional operation
under these conditions is not implied.
−0.5V to VCC
3-STATE Output
−0.5V to +5.5V
Note 2: Either voltage limit or current limit is sufficient to protect inputs.
Current Applied to Output
in LOW State (Max)
twice the rated IOL (mA)
DC Electrical Characteristics
V
Symbol
Parameter
Input HIGH Voltage
Min
Typ
Max
Units
Conditions
CC
V
V
V
2.0
V
V
Recognized as a HIGH Signal
Recognized as a LOW Signal
IH
Input LOW Voltage
0.8
IL
Input Clamp Diode Voltage
I
= −18 mA,
IN
CD
−1.2
V
V
Min
Min
(except A , B )
n
n
V
Output HIGH
Voltage
10% V
10% V
10% V
5% V
2.5
2.4
2.0
2.7
2.7
I
I
I
I
I
= −1 mA (A )
OH
CC
CC
CC
CC
OH
OH
OH
OH
OH
n
= −3 mA (A , B )
n
n
= −15 mA (B )
n
= −1 mA (A )
n
5% V
= −3 mA (A , B )
CC
n
n
V
Output LOW
Voltage
10% V
10% V
0.5
I
I
= 24 mA (A )
n
OL
CC
OL
OL
V
Min
Max
Max
Max
0.55
= 64 mA (B )
n
CC
I
Input HIGH
Current
20.0
5.0
IH
µA
µA
mA
V
V
V
V
= 2.7V (except A , B )
n n
IN
I
Input HIGH Current
Breakdown Test
BVI
7.0
0.5
250
= 7.0V (except A , B )
n n
IN
I
Input HIGH Current
Breakdown (I/O)
BVIT
= 5.5V (A , B )
IN
n
n
I
Output HIGH
Leakage Current
Input Leakage
Test
CEX
µA
V
Max
0.0
= V (A , B )
OUT CC n n
V
I
= 1.9 µA
ID
ID
4.75
All Other Pins Grounded
V = 150 mV
IOD
I
Output Leakage
Circuit Current
OD
3.75
µA
0.0
All Other Pins Grounded
I
Input LOW Current
−0.6
−1.2
V
V
= 0.5V (OEAB, OEBA)
= 0.5V (CEAB, CEBA)
IL
IN
mA
Max
IN
I
+ I
+ I
Output Leakage Current
Output Leakage Current
Output Short-Circuit Current
70
µA
µA
Max
Max
V
V
= 2.7V (A , B )
IH
OZH
OUT
OUT
n
n
I
−650
= 0.5V (A , B )
IL
OZL
n
n
I
−60
−150
−225
V
V
= 0V (A )
n
OS
OUT
mA
Max
0.0V
−100
= 0V (B )
OUT
n
I
Bus Drainage Test
500
µA
V
V
V
V
= 5.25V (A , B )
n n
ZZ
OUT
I
Power Supply Current
Power Supply Current
Power Supply Current
70
85
83
105
130
125
mA
mA
mA
Max
Max
Max
= HIGH
CCH
O
O
O
I
= LOW
CCL
I
= HIGH Z
CCZ
3
www.fairchildsemi.com
AC Electrical Characteristics
T
= +25°C
T
= −55°C to +125°C
T = 0°C to +70°C
A
A
A
V
= +5.0V
= 50 pF
V
= +5.0V
= 50 pF
V
= +5.0V
C = 50 pF
L
CC
CC
CC
Symbol
Parameter
Units
C
C
L
L
Min
3.0
3.0
Typ
7.0
5.0
Max
9.5
Min
3.0
2.5
Max
Min
3.0
3.0
Max
t
Propagation Delay
Transparent Mode
to B or B to A
n
12.0
8.5
10.5
7.5
PLH
t
6.5
ns
PHL
A
n
n
n
t
Propagation Delay
6.0
4.0
10.0
7.0
13.0
9.5
6.0
4.0
18.0
11.5
6.0
4.0
14.5
10.5
PLH
ns
ns
t
LEBA to A
n
PHL
t
Propagation Delay
6.0
4.0
10.0
7.0
13.0
9.5
6.0
4.0
18.0
11.5
6.0
4.0
14.5
10.5
PLH
t
LEAB to B
n
PHL
t
Output Enable Time
3.0
4.0
7.0
7.5
9.0
3.0
4.0
11.0
13.0
3.0
4.0
10.0
12.0
PZH
t
10.5
OEBA or OEAB to A or B
n
PZL
n
n
CEBA or CEAB to A or B
n
n
ns
t
Output Disable Time
1.0
2.5
6.0
5.5
8.0
2.0
2.0
10.0
9.5
1.0
2.5
9.0
PHZ
t
10.5
11.5
OEBA or OEAB to A or B
PLZ
n
CEBA or CEAB to A or B
n
n
AC Operating Requirements
T
= +25°C
T
= −55°C to +125°C
T = 0°C to +70°C
A
A
A
Symbol
Parameter
V
= +5.0V
V
= +5.0V
V = +5.0V
CC
Units
CC
CC
Min
3.0
3.0
Max
Min
3.0
3.0
Max
Min
3.0
3.0
Max
t (H)
Setup Time, HIGH or LOW
S
t (L)
S
A
or B to LEBA or LEAB
n
n
ns
ns
t (H)
H
Hold Time, HIGH or LOW
or B to LEBA or LEAB
3.0
3.0
3.0
3.0
3.0
3.0
t (L)
H
A
n
n
t
(L)
Latch Enable, B to A
Pulse Width, LOW
W
6.0
9.0
7.5
www.fairchildsemi.com
4
Physical Dimensions inches (millimeters) unless otherwise noted
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number M24B
24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
Package Number MSA24
5
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
Package Number N24C
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
www.fairchildsemi.com
6
相关型号：
74F544DC
Registered Bus Transceiver, F/FAST Series, 1-Func, 8-Bit, Inverted Output, TTL, CDIP24, CERAMIC, DIP-24
FAIRCHILD
74F544L1C
Registered Bus Transceiver, F/FAST Series, 1-Func, 8-Bit, Inverted Output, TTL, CQCC28, CERAMIC, LCC-28
FAIRCHILD
74F544L1CQR
Registered Bus Transceiver, F/FAST Series, 1-Func, 8-Bit, Inverted Output, TTL, CQCC28, CERAMIC, LCC-28
FAIRCHILD
©2020 ICPDF网 联系我们和版权申明