74VHC125TTR [FAIRCHILD]
QUAD BUS BUFFERS (3-STATE); 四路总线缓冲器（三态）
| 型号： | 74VHC125TTR |
| 厂家： | 
FAIRCHILD SEMICONDUCTOR |
| 描述： | QUAD BUS BUFFERS (3-STATE) |
| 文件： | 总12页 (文件大小：243K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
74VHC125
QUAD BUS BUFFERS (3-STATE)
■
■
HIGH SPEED: t = 3.8ns (TYP.) at V = 5V
PD CC
LOW POWER DISSIPATION:
I
= 4 µA (MAX.) at T =25°C
CC
A
■
HIGH NOISE IMMUNITY:
= V = 28% V (MIN.)
V
NIH
NIL
CC
■
■
POWER DOWN PROTECTION ON INPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
SOP
TSSOP
|I | = I = 8mA (MIN)
OH
OL
■
■
■
BALANCED PROPAGATION DELAYS:
Table 1: Order Codes
PACKAGE
t
t
PLH
PHL
OPERATING VOLTAGE RANGE:
(OPR) = 2V to 5.5V
T & R
V
CC
SOP
74VHC125MTR
74VHC125TTR
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 125
TSSOP
■
■
IMPROVED LATCH-UP IMMUNITY
LOW NOISE: V
= 0.8V (MAX.)
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
OLP
DESCRIPTION
The 74VHC125 is an advanced high-speed
CMOS QUAD BUS BUFFERS fabricated with
sub-micron silicon gate and double-layer metal
2
wiring C MOS technology.
The device requires the 3-STATE control input G
to be set high to place the output in to the high
impedance state.
Figure 1: Pin Connection And IEC Logic Symbols
Rev. 7
1/12
November 2004
74VHC125
Figure 2: Input Equivalent Circuit
Table 2: Pin Description
PIN N°
SYMBOL
NAME AND FUNCTION
1, 4, 10, 13
2, 5, 9, 12
3, 6, 8, 11
7
1G to 4G
1A to 4A
1Y to 4Y
GND
Output Enable Inputs
Data Inputs
Data Outputs
Ground (0V)
V
14
Positive Supply Voltage
CC
Table 3: Truth Table
A
G
Y
X
L
H
L
L
Z
L
H
H
X : Don‘t Care
Z : High Impedance
Table 4: Absolute Maximum Ratings
Symbol
Parameter
Value
Unit
V
Supply Voltage
-0.5 to +7.0
-0.5 to +7.0
V
V
CC
V
DC Input Voltage
I
V
DC Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Current
-0.5 to V + 0.5
V
O
CC
I
- 20
± 20
mA
mA
mA
mA
°C
°C
IK
I
OK
I
± 25
O
I
or I
DC V or Ground Current
± 50
CC
GND
CC
T
Storage Temperature
-65 to +150
300
stg
T
Lead Temperature (10 sec)
L
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
Table 5: Recommended Operating Conditions
Symbol
Parameter
Value
Unit
V
Supply Voltage
2 to 5.5
0 to 5.5
V
V
CC
V
Input Voltage
I
V
Output Voltage
0 to V
V
O
CC
T
Operating Temperature
-55 to 125
°C
op
Input Rise and Fall Time (note 1) (V = 3.3 ± 0.3V)
0 to 100
0 to 20
CC
dt/dv
ns/V
(V = 5.0 ± 0.5V)
CC
1) V from 30% to 70% of V
IN
CC
2/12
74VHC125
Table 6: DC Specifications
Test Condition
Value
-40 to 85°C -55 to 125°C Unit
Min. Typ. Max. Min. Max. Min. Max.
T = 25°C
Symbol
Parameter
A
V
CC
(V)
V
High Level Input
Voltage
2.0
1.5
1.5
1.5
IH
V
V
3.0 to
5.5
0.7VCC
0.7VCC
0.7VCC
V
Low Level Input
Voltage
2.0
0.5
0.5
0.5
IL
3.0 to
5.5
0.3VCC
0.3VCC
0.3VCC
V
High Level Output
Voltage
I =-50 µA
2.0
3.0
4.5
3.0
4.5
2.0
3.0
4.5
3.0
4.5
1.9
2.9
2.0
3.0
4.5
1.9
2.9
1.9
2.9
4.4
2.4
3.7
OH
O
I =-50 µA
O
I =-50 µA
4.4
4.4
V
O
I =-4 mA
2.58
3.94
2.48
3.8
O
I =-8 mA
O
V
Low Level Output
Voltage
I =50 µA
0.0
0.0
0.0
0.1
0.1
0.1
0.1
0.1
0.1
OL
O
I =50 µA
O
I =50 µA
0.1
0.1
0.1
V
O
I =4 mA
0.36
0.36
0.44
0.44
0.55
0.55
O
I =8 mA
O
I
High Impedance
Output Leakage
Current
OZ
V = V or V
IL
I
IH
5.5
±0.25
± 2.5
± 2.5
µA
V
= V or GND
CC
O
I
Input Leakage
Current
0 to
5.5
I
V = 5.5V or GND
± 0.1
± 1
± 1
µA
µA
I
I
Quiescent Supply
Current
CC
V = V or GND
5.5
4
40
40
I
CC
Table 7: AC Electrical Characteristics (Input t = t = 3ns)
r
f
Test Condition
Value
T = 25°C
Symbol
Parameter
-40 to 85°C -55 to 125°C Unit
Min. Typ. Max. Min. Max. Min. Max.
A
V
C
L
CC
(V) (pF)
(*)
t
Propagation Delay
Time
15
50
15
50
15
50
15
50
50
50
5.6
8.1
3.8
5.3
5.4
7.9
3.6
5.1
9.5
6.1
8.0
11.5
5.5
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
9.5
13.0
6.5
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
9.5
13.0
6.5
PLH
3.3
t
PHL
(*)
3.3
ns
(**)
(**)
(*)
5.0
5.0
7.5
8.5
8.5
t
t
Output Disable
Time
R = 1 KΩ
8.0
9.5
9.5
PLZ
PHZ
3.3
L
(*)
R = 1 KΩ
11.5
5.1
13.0
6.0
13.0
6.0
3.3
L
ns
ns
(**)
(**)
(*)
R = 1 KΩ
5.0
5.0
L
R = 1 KΩ
7.1
8.0
8.0
L
R = 1 KΩ
13.2
8.8
15.0
10.0
15.0
10.0
t
t
3.3
L
Output Enable
Time
PZL
(**)
PZH
R = 1 KΩ
5.0
L
(*) Voltage range is 3.3V ± 0.3V
(**) Voltage range is 5.0V ± 0.5V
3/12
74VHC125
Table 8: Capacitive Characteristics
Test Condition
Value
T = 25°C
Symbol
Parameter
-40 to 85°C -55 to 125°C Unit
A
Min. Typ. Max. Min. Max. Min. Max.
C
Input Capacitance
6
8
10
10
10
pF
pF
IN
C
Output
Capacitance
OUT
C
Power Dissipation
Capacitance
(note 1)
PD
16
pF
1) C is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
PD
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
= C x V x f + I /4 (per circuit)
CC(opr)
PD CC IN CC
Table 9: Dynamic Switching Characteristics
Test Condition
Value
T = 25°C
Symbol
Parameter
-40 to 85°C -55 to 125°C Unit
Min. Typ. Max. Min. Max. Min. Max.
A
V
(V)
CC
V
Dynamic Low
Voltage Quiet
Output (note 1, 2)
0.3
0.8
OLP
5.0
V
V
V
V
-0.8
3.5
-0.3
OLV
Dynamic High
Voltage Input
(note 1, 3)
V
C = 50 pF
L
5.0
5.0
IHD
Dynamic Low
Voltage Input
(note 1, 3)
V
1.5
ILD
1) Worst case package.
2) Max number of outputs defined as (n). Data inputs are driven 0V to 5.0V, (n-1) outputs switching and one output at GND.
3) Max number of data inputs (n) switching. (n-1) switching 0V to 5.0V. Inputs under test switching: 5.0V to threshold (V ), 0V to threshold
ILD
(V ), f=1MHz.
IHD
4/12
74VHC125
Figure 3: Test Circuit
TEST
SWITCH
Open
t
t
t
, t
PLH PHL
, t
V
CC
PZL PLZ
, t
GND
PZH PHZ
C
R
R
=15/50pF or equivalent (includes jig and probe capacitance)
= R1 = 1KΩ or equivalent
L
L
T
= Z
of pulse generator (typically 50Ω)
OUT
Figure 4: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)
5/12
74VHC125
Figure 5: Waveform - Output Enable And Disable Time (f=1MHz; 50% duty cycle)
6/12
74VHC125
SO-14 MECHANICAL DATA
mm.
inch
TYP.
DIM.
MIN.
TYP
MAX.
MIN.
MAX.
A
A1
A2
B
1.35
1.75
0.053
0.069
0.1
1.10
0.33
0.19
8.55
3.8
0.25
1.65
0.51
0.25
8.75
4.0
0.004
0.043
0.013
0.007
0.337
0.150
0.010
0.065
0.020
0.010
0.344
0.157
C
D
E
e
1.27
0.050
H
5.8
0.25
0.4
0°
6.2
0.50
1.27
8°
0.228
0.010
0.016
0°
0.244
0.020
0.050
8°
h
L
k
ddd
0.100
0.004
0016019D
7/12
74VHC125
TSSOP14 MECHANICAL DATA
mm.
inch
TYP.
DIM.
MIN.
TYP
MAX.
1.2
MIN.
MAX.
0.047
0.006
0.041
0.012
0.0089
0.201
0.260
0.176
A
A1
A2
b
0.05
0.8
0.15
1.05
0.30
0.20
5.1
0.002
0.031
0.007
0.004
0.193
0.244
0.169
0.004
0.039
1
0.19
0.09
4.9
c
D
5
6.4
0.197
0.252
E
6.2
6.6
E1
e
4.3
4.4
4.48
0.173
0.65 BSC
0.0256 BSC
K
0˚
8˚
0˚
8˚
L
0.45
0.60
0.75
0.018
0.024
0.030
A2
A
K
L
b
e
A1
c
E
D
E1
PIN 1 IDENTIFICATION
1
0080337D
8/12
74VHC125
Tape & Reel SO-14 MECHANICAL DATA
mm.
TYP
inch
TYP.
DIM.
MIN.
MAX.
330
MIN.
MAX.
12.992
0.519
A
C
12.8
20.2
60
13.2
0.504
0.795
2.362
D
N
T
22.4
6.6
9.2
2.3
4.1
8.1
0.882
0.260
0.362
0.090
0.161
0.319
Ao
Bo
Ko
Po
P
6.4
9
0.252
0.354
0.082
0.153
0.311
2.1
3.9
7.9
9/12
74VHC125
Tape & Reel TSSOP14 MECHANICAL DATA
mm.
TYP
inch
TYP.
DIM.
MIN.
MAX.
330
MIN.
MAX.
12.992
0.519
A
C
12.8
20.2
60
13.2
0.504
0.795
2.362
D
N
T
22.4
6.9
5.5
1.8
4.1
8.1
0.882
0.272
0.217
0.071
0.161
0.319
Ao
Bo
Ko
Po
P
6.7
5.3
1.6
3.9
7.9
0.264
0.209
0.063
0.153
0.311
10/12
74VHC125
Table 10: Revision History
Date
Revision
Description of Changes
Order Codes Revision - pag. 1.
12-Nov-2004
7
11/12
74VHC125
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners
© 2004 STMicroelectronics - All Rights Reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com
12/12
相关型号：
74VHC126BQ
AHC/VHC/H/U/V SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PQCC14, 2.50 X 3 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT762-1, DHVQFN-14
NXP
74VHC126BQ-Q100
AHC/VHC/H/U/V SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PQCC14, 2.50 X 3 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT762-1, DHVQFN-14
NXP
©2020 ICPDF网 联系我们和版权申明