74VHCT08M [FAIRCHILD]
AND Gate, AHCT/VHCT Series, 4-Func, 2-Input, CMOS, PDSO14, PLASTIC, SOIC-14;
| 型号： | 74VHCT08M |
| 厂家： | 
FAIRCHILD SEMICONDUCTOR |
| 描述： | AND Gate, AHCT/VHCT Series, 4-Func, 2-Input, CMOS, PDSO14, PLASTIC, SOIC-14 栅 光电二极管 逻辑集成电路 触发器 |
| 文件： | 总8页 (文件大小：119K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
January 1998
74VHC08 • 74VHCT08
Quad 2-Input AND Gate
General Description
Features
n Low power dissipation:
The VHC/VHCT08 is an advanced high speed CMOS 2 In-
put AND Gate fabricated with silicon gate CMOS technology.
It achieves the high-speed operation similar to equivalent Bi-
polar Schottky TTL while maintaining the CMOS low power
dissipation.
=
=
@
ICC 2 µA (Max) TA 25˚C
n High Speed:
=
=
tpd 4.3 ns (typ) at TA 25˚C
n High noise immunity:
=
=
VHC VNIH VNIL 28% VCC (min)
The internal circuit is composed of 4 stages including buffer
output, which provide high noise immunity and stable output.
An input protection circuit insures that 0V to 7V can be ap-
plied to the input pins without regard to the supply voltage.
This device can be used to interface 5V to 3V systems and
two supply systems such as battery backup. This circuit pre-
vents device destruction due to mismatched supply and in-
put voltages.
=
=
VHCT VIH 2.0V, VIL 0.8V
n Power down protection:
VHC inputs only
VHCT inputs and outputs
n Low noise:
=
VOLP 0.8V (max)
n Pin and function compatible with 74HC/HCT08
Note: Add external pull up resistor to VHCT outputs to
drive CMOS inputs.
Ordering Code:
Commercial
74VHC08M
Package Number
M14A
Package Description
14-Lead Molded JEDEC SOIC
74VHC08SJ
74VHC08MTC
74VHC08N
M14D
14-Lead Molded EIAJ SOIC
14-Lead Molded JEDEC Type 1 TSSOP
14-Lead Molded DIP
MTC14
N14A
74VHCT08M
74VHCT08SJ
74VHCT08MTC
74VHCT08N
M14A
14-Lead Molded JEDEC SOIC
14-Lead Molded EIAJ SOIC
14-Lead Molded JEDEC Type 1 TSSOP
14-Lead Molded DIP
M14D
MTC14
N14A
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
Connection Diagram
IEEE/IEC
Pin Assignment for
DIP, TSSOP, and SOIC
DS011514-1
DS011514-2
© 1998 Fairchild Semiconductor Corporation
DS011514
www.fairchildsemi.com
Pin Descriptions
Truth Table
Pin Names
An, Bn
On
Description
Inputs
Outputs
A
L
B
O
L
L
H
L
L
L
H
H
L
H
H
www.fairchildsemi.com
2
Absolute Maximum Ratings (Note 1)
Recommended Operating
Conditions (Note 3)
Supply Voltage (VCC
)
−0.5V to +7.0V
−0.5V to +7.0V
DC Input Voltage (VIN
)
Supply Voltage (VCC
)
DC Output Voltage (VOUT
VHC
)
VHC
2.0V to +5.5V
4.5V to 5.5V
0V to +5.5V
−0.5V to VCC + 0.5V
−0.5V to 7.0V
−20 mA
VHCT
VHCT (Note 2)
Input Voltage (VIN
Output Voltage (VOUT
Operating Temperature (TOPR
Input Rise and Fall Time (tr, tf)
)
Input Diode Current (IIK
)
)
0V to VCC
Output Diode Current (IOK
)
)
−40˚C to +85˚C
±
VHC
20 mA
VHCT
−20 mA
=
±
±
z
100 ns/V
VCC 3.3V 0.3V (VHC only)
0 ns/V
±
±
DC Output Current (IOUT
)
25 mA
50 mA
=
z
20 ns/V
VCC 5.0V 0.5V
0 ns/V
DC VCC/GND Current (ICC
)
Note 1: Absolute Maximum Ratings are values beyond which the device
may be damaged or have its useful life impaired. The databook specifications
should be met, without exception, to ensure that the system design is reliable
over its power supply, temperature, and output/input loading variables. Fair-
child does not recommend operation outside databook specifications.
Storage Temperature (TSTG
Lead Temperature (TL)
(Soldering, 10 seconds)
)
−65˚C to +150˚C
260˚C
>
Note 2:
V
OUT
V
CC
only if output is in H state.
Note 3: Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics for VHC
=
=
TA 25˚C
TA −40˚C
VCC
(V)
Symbol
VIH
Parameter
to +85˚C
Units
Conditions
Min
1.50
Typ
Max
Min
Max
High Level Input Voltage
Low Level Input Voltage
2.0
3.0–5.5
2.0
1.50
V
V
0.7 VCC
0.7 VCC
VIL
0.50
0.50
3.0–5.5
2.0
0.3 VCC
0.3 VCC
=
=
IOH −50 µA
VOH
High Level
Output Voltage
1.9
2.9
2.0
3.0
4.5
1.9
2.9
VIN VIH
3.0
V
V
or VIL
4.5
4.4
4.4
=
IOH −4 mA
3.0
2.58
3.94
2.48
3.80
=
IOH −8 mA
4.5
=
=
IOL 50 µA
VOL
Low Level
Output Voltage
2.0
0.0
0.0
0.0
0.1
0.1
0.1
0.1
VIN VIH
3.0
V
V
or VIL
4.5
0.1
0.1
=
IOL 4 mA
3.0
0.36
0.36
0.44
0.44
=
4.5
IOL 8 mA
=
±
0.1
2.0
±
1.0
20.0
IIN
Input Leakage Current
0–5.5
5.5
µA
µA
VIN 5.5V or GND
=
VIN VCC or GND
ICC
Quiescent Supply Current
Noise Characteristics for VHC
=
TA 25˚C
VCC
(V)
Symbol
Parameter
Units
Conditions
Typ
Limits
=
CL 50 pF
VOLP
Quiet Output Maximum Dynamic
VOL
5.0
5.0
5.0
5.0
0.3
0.8
V
V
V
V
(Note 4)
=
CL 50 pF
VOLV
(Note 4)
Quiet Output Minimum Dynamic
VOL
−0.3
−0.8
3.5
=
CL 50 pF
VIHD
(Note 4)
Minimum High Level Dynamic
Input Voltage
=
VILD
(Note 4)
Maximum Low Level Dynamic
Input Voltage
CL 50 pF
1.5
Note 4: Parameter guaranteed by design.
3
www.fairchildsemi.com
DC Electrical Characteristics for VHCT
=
=
TA 25˚C
TA −40˚C
VCC
(V)
Symbol
VIH
Parameter
to +85˚C
Units
Conditions
Min
2.0
2.0
Typ
Max
Min
Max
High Level Input Voltage
Low Level Input Voltage
High Level Output Voltage
Low Level Output Voltage
4.5
5.5
2.0
2.0
V
V
VIL
4.5
0.8
0.8
0.8
0.8
5.5
=
=
IOH −50 µA
VOH
4.5
3.15
2.5
3.65
0.0
3.15
2.4
V
V
VIN VIH
=
4.5
or VIL IOH −8 mA
=
=
IOL 50 µA
VOL
4.5
0.1
0.1
V
VIN VIH
=
4.5
0.36
0.44
V
or VIL IOL 8 mA
=
VIN 5.5V or GND
±
±
1.0
IIN
Input Leakage Current
Quiescent Supply Current
Maximum ICC/ Input
0–5.5
5.5
0.1
2.0
µA
µA
mA
=
VIN VCC or GND
ICC
ICCT
20.0
1.50
=
5.5
1.35
VIN 3.4V
Other Inputs VCC or GND
=
=
VOUT 5.5V
IOFF
Output Leakage Current
(Power Down State)
0.0
0.5
5.0
µA
Noise Characteristics for VHCT
=
TA 25˚C
VCC
(V)
Symbol
Parameter
Units
Conditions
Typ
Limit
=
CL 50 pF
VOLP
Quiet Output Maximum Dynamic
VOL
0.4
0.8
V
V
V
V
(Note 5)
=
CL 50 pF
VOLV
(Note 5)
Quiet Output Minimum Dynamic
VOL
−0.4
−0.8
2.0
=
CL 50 pF
VIHD
(Note 5)
Minimum High Level Dynamic
Input Voltage
=
CL 50 pF
VILD
(Note 5)
Maximum Low Level Dynamic
Input Voltage
0.8
Note 5: Parameter guaranteed by design.
AC Electrical Characteristics for VHCT
=
=
TA 25˚C
TA −40˚C
Units
VCC
(V)
Symbol
Parameter
to +85˚C
Conditions
Min
Typ
6.2
8.7
4.3
5.8
4
Max
Min
Max
10.5
14.0
7.0
=
CL 15 pF
±
tPHL
,
Propagation Delay
3.3 0.3
8.8
12.3
5.9
7.9
10
1.0
1.0
1.0
1.0
ns
ns
=
tPLH
CL 50 pF
=
±
5.0 0.5
CL 15 pF
=
CL 50 pF
9.0
=
CIN
Input Capacitance
10
pF
pF
VCC Open
CPD
Power Dissipation
Capacitance
(Note 6)
18
Note 6:
C
PD
is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average oper-
=
*
*
f
IN
ating current can be obtained by the equation: I
CC
(opr.)
C
V
CC
+ I /4 (per gate).
CC
PD
www.fairchildsemi.com
4
AC Electrical Characteristics for VHCT
=
=
TA 25˚C
TA −40˚C
VCC
(V)
Symbol
Parameter
Propagation Delay
Input Capacitance
to +85˚C
Units
Conditions
Min
Typ
5.0
5.5
4
Max
6.9
7.9
10
Min
Max
8.0
9.0
10
=
tPLH
,
5.0
1.0
1.0
ns
CL 15 pF
=
±
tPHL
CIN
0.5
CL 50 pF
=
pF
pF
VCC Open
CPD
Power Dissipation
Capacitance
(Note 7)
18
Note 7:
C
is defined as the value of the internal equivalent capacitance, which is calculated from the operating current consumption without load. Average oper-
PD
=
*
*
f
IN
ating current can be obtained from the equation: I
CC
(opr.)
C
V
CC
+ I /4 (per gate)
CC
PD
5
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit—JEDEC SOIC (M)
Package Number M14A
14-Lead Plastic EIAJ SOIC (SJ)
Package Number M14D
www.fairchildsemi.com
6
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Plastic JEDEC TSSOP Type I (MTC)
Package Number MTC14
7
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Molded Dual-In-Line Package (MDIP)
Package Number N14A
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-
VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-
CONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or sys-
tems which, (a) are intended for surgical implant into
the body, or (b) support or sustain life, and (c) whose
failure to perform when properly used in accordance
with instructions for use provided in the labeling, can
be reasonably expected to result in a significant injury
to the user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
Fairchild Semiconductor
Corporation
Fairchild Semiconductor
Europe
Fairchild Semiconductor
Hong Kong Ltd.
National Semiconductor
Japan Ltd.
Americas
Customer Response Center
Tel: 1-888-522-5372
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179
English Tel: +44 (0) 1 793-85-68-56
Italy
Tel: +39 (0) 2 57 5631
Tel: +852 2737-7200
Fax: +852 2314-0061
www.fairchildsemi.com
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
相关型号：
74VHCT08SJ
IC AHCT/VHCT SERIES, QUAD 2-INPUT AND GATE, PDSO14, 0.300 INCH, EIAJ, PLASTIC, SOIC-14, Gate
NSC
©2020 ICPDF网 联系我们和版权申明