CD4071BCN_NL [FAIRCHILD]
暂无描述;
| 型号： | CD4071BCN_NL |
| 厂家： | 
FAIRCHILD SEMICONDUCTOR |
| 描述： | 暂无描述 栅 |
| 文件： | 总7页 (文件大小：98K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
October 1987
Revised January 1999
CD4071BC • CD4081BC
Quad 2-Input OR Buffered B Series Gate •
Quad 2-Input AND Buffered B Series Gate
General Description
Features
■ Low power TTL compatibility:
The CD4071BC and CD4081BC quad gates are monolithic
complementary MOS (CMOS) integrated circuits con-
structed with N- and P-channel enhancement mode tran-
sistors. They have equal source and sink current
capabilities and conform to standard B series output drive.
The devices also have buffered outputs which improve
transfer characteristics by providing very high gain.
Fan out of 2 driving 74L or 1 driving 74LS
■ 5V–10V–15V parametric ratings
■ Symmetrical output characteristics
■ Maximum input leakage 1 µA at 15V over full
temperature range
All inputs protected against static discharge with diodes to
VDD and VSS
.
Ordering Code:
Order Number Package Number
Package Description
CD4071BCM
CD4071BCN
CD4081BCM
CD4081BCN
M14A
N14A
M14A
N14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Devices are also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagrams
Pin Assignments for DIP and SOIC
CD4071B
CD4081B
Top View
Top View
© 1999 Fairchild Semiconductor Corporation
DS005977.prf
www.fairchildsemi.com
Schematic Diagrams
CD4071B
1
/
of device shown
4
J = A + B
Logical “1” = HIGH
Logical “0” = LOW
*All inputs protected by standard CMOS protection circuit.
CD4081B
1
/
of device shown
4
J = A • B
Logical “1” = HIGH
Logical “0” = LOW
All inputs protected by standard CMOS protection circuit.
www.fairchildsemi.com
2
Absolute Maximum Ratings(Note 1)
(Note 2)
Recommended Operating
Conditions
Voltage at Any Pin
Power Dissipation (PD)
Dual-In-Line
−0.5V to VDD +0.5V
Operating Range (VDD
)
3 VDC to 15 VDC
Operating Temperature Range (TA)
CD4071BC, CD4081BC
700 mW
500 mW
−40°C to +85°C
Small Outline
Note 1: “Absolute Maximum Ratings” are those values beyond which the
safety of the device cannot be guaranteed. Except for “Operating Tempera-
ture Range” they are not meant to imply that the devices should be oper-
ated at these limits. The table of “Electrical Characteristics” provides
conditions for actual device operation.
VDD Range
−0.5 VDC to +18 VDC
−65°C to +150°C
Storage Temperature (TS)
Lead Temperature (TL)
(Soldering, 10 seconds)
Note 2: All voltages measured with respect to V unless otherwise speci-
SS
260°C
fied.
DC Electrical Characteristics (Note 2)
CD4071BC/CD4081BC
−40°C
+25°C
Typ
0.004
0.005
0.006
0
+85°C
Symbol
Parameter
Conditions
Units
Min
Max
Min
Max
1
Min
Max
I
Quiescent Device
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
= 5V
1
2
7.5
15
µA
µA
µA
V
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
Current
= 10V
= 15V
= 5V
2
4
4
30
V
LOW Level
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
OL
OH
IL
Output Voltage
= 10V
= 15V
= 5V
|I | < 1 µA
0
V
O
0
V
V
V
V
HIGH Level
4.95
9.95
4.95
9.95
5
4.95
9.95
V
Output Voltage
= 10V
= 15V
|I | < 1 µA
10
V
O
14.95
14.95
15
14.95
V
LOW Level
= 5V, V = 0.5V
1.5
3.0
4.0
2
1.5
3.0
4.0
1.5
3.0
4.0
V
O
Input Voltage
= 10V, V = 1.0V
4
V
O
= 15V, V = 1.5V
6
V
O
HIGH Level
= 5V, V = 4.5V
3.5
7.0
3.5
7.0
3
3.5
7.0
V
IH
O
Input Voltage
= 10V, V = 9.0V
6
V
O
= 15V, V = 13.5V
11.0
0.52
1.3
11.0
0.44
1.1
9
11.0
0.36
0.9
V
O
I
LOW Level Output
Current
= 5V, V = 0.4V
0.88
2.25
8.8
mA
mA
mA
mA
mA
mA
µA
µA
OL
O
= 10V, V = 0.5V
O
(Note 3)
= 15V, V = 1.5V
3.6
3.0
2.4
O
I
HIGH Level Output
Current
= 5V, V = 4.6V
−0.52
−1.3
−3.6
−0.44 −0.88
−1.1 −2.25
−0.36
−0.9
−2.4
OH
O
= 10V, V = 9.5V
O
(Note 3)
= 15V, V = 13.5V
−3.0
−8.8
O
−5
I
Input Current
= 15V, V = 0V
−0.30
−10
−0.30
−1.0
IN
IN
−5
= 15V, V = 15V
0.30
10
0.30
1.0
IN
Note 3: I
and I are tested one output at a time.
OL
OH
AC Electrical Characteristics (Note 4)
CD4071BC TA = 25°C, Input t ; t = 20 ns, CL = 50 pF, R = 200 kΩ, Typical temperature coefficient is 0.3%/°C
r
f
L
Symbol
Parameter
Propagation Delay Time,
HIGH-to-LOW Level
Conditions
Typ
100
40
30
90
40
30
90
50
40
5
Max
Units
t
V
V
V
V
V
V
V
V
V
= 5V
250
100
70
ns
ns
ns
ns
ns
ns
ns
ns
ns
pF
pF
PHL
DD
DD
DD
DD
DD
DD
DD
DD
DD
= 10V
= 15V
= 5V
t
Propagation Delay Time,
LOW-to-HIGH Level
250
100
70
PLH
= 10V
= 15V
= 5V
t
, t
Transition Time
200
100
80
THL TLH
= 10V
= 15V
C
Average Input Capacitance
Power Dissipation Capacity
Any Input
Any Gate
7.5
IN
C
18
PD
Note 4: AC Parameters are guaranteed by DC correlated testing.
3
www.fairchildsemi.com
AC Electrical Characteristics (Note 5)
CD4081BC TA = 25°C, Input t ; t = 20 ns, CL = 50 pF, R = 200 kΩ, Typical temperature coefficient is 0.3%/°C
r
f
L
Symbol
Parameter
Propagation Delay Time,
HIGH-to-LOW Level
Conditions
Typ
100
40
30
120
50
35
90
50
40
5
Max
250
100
70
Units
ns
t
t
t
V
V
V
V
V
V
V
V
V
= 5V
PHL
DD
DD
DD
DD
DD
DD
DD
DD
DD
= 10V
= 15V
= 5V
ns
ns
Propagation Delay Time,
LOW-to-HIGH Level
250
100
70
ns
PLH
= 10V
= 15V
= 5V
ns
ns
, t
Transition Time
200
100
80
ns
THL TLH
= 10V
= 15V
ns
ns
C
C
Average Input Capacitance
Power Dissipation Capacity
Any Input
Any Gate
7.5
pF
pF
IN
18
PD
Note 5: AC Parameters are guaranteed by DC correlated testing.
Typical Performance Characteristics
Typical Transfer
Characteristics
Typical Transfer
Characteristics
Typical Transfer
Characteristics
Typical Transfer
Characteristics
www.fairchildsemi.com
4
Typical Performance Characteristics (Continued)
5
www.fairchildsemi.com
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow
Package Number M14A
www.fairchildsemi.com
6
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Package Number N14A
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
相关型号：
CD4071BC_02
Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate
FAIRCHILD
CD4071BF
4000/14000/40000 SERIES, QUAD 2-INPUT OR GATE, CDIP14, HERMETIC SEALED, CERAMIC, DIP-14
RENESAS
©2020 ICPDF网 联系我们和版权申明