NC7SZ08L6X_09 [FAIRCHILD]

TinyLogic® UHS Two-Input AND Gate;
NC7SZ08L6X_09
型号: NC7SZ08L6X_09
厂家: FAIRCHILD SEMICONDUCTOR    FAIRCHILD SEMICONDUCTOR
描述:

TinyLogic® UHS Two-Input AND Gate

文件: 总10页 (文件大小:541K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
September 2009  
NC7SZ08  
TinyLogic® UHS Two-Input AND Gate  
Features  
Description  
The NC7SZ08 is a single two-input AND gate from  
Fairchild’s Ultra-High Speed (UHS) series of  
TinyLogic®. The device is fabricated with advanced  
CMOS technology to achieve ultra-high speed with high  
output drive while maintaining low static power  
dissipation over a broad VCC operating range. The  
devise is specified to operate over the 1.65V to 5.5V  
VCC operating range. The inputs and output are high  
impedance when VCC is 0V. Inputs tolerate voltages up  
to 6V, independent of VCC operating voltage.  
ƒ
Ultra-High Speed: tPD 2.7ns (Typical) into 50pF at  
5V VCC  
ƒ
ƒ
ƒ
ƒ
ƒ
High Output Drive: ±24mA at 3V VCC  
Broad VCC Operating Range: 1.65V to 5.5V  
Matches Performance of LCX Operated at 3.3V VCC  
Power Down High Impedance Inputs/Outputs  
Over-Voltage Tolerance inputs facilitate 5V to 3V  
Translation  
ƒ
ƒ
ƒ
Proprietary Noise/EMI Reduction Circuitry  
Ultra-Small MicroPak™ Packages  
Space-Saving SOT23 and SC70 Packages  
Ordering Information  
Packing  
Part Number Top Mark  
Package  
Method  
Eco Status  
RoHS  
3000 Units on  
5-Lead SOT23, JEDEC MO-178 1.6mm  
Tape & Reel  
NC7SZ08M5X  
NC7SZ08P5X  
NC7SZ08L6X  
NC7SZ08FHX  
7Z08  
Z08  
GG  
3000 Units on  
5-Lead SC70, EIAJ SC-88a, 1.25mm Wide  
Tape & Reel  
RoHS  
5000 Units on  
6-Lead MicroPak™, 1.00mm Wide  
Tape & Reel  
RoHS  
5000 Units on  
6-Lead, MicroPak2, 1x1mm Body, .35mm Pitch  
Tape & Reel  
GG  
Green  
For Fairchild’s definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.  
© 1996 Fairchild Semiconductor Corporation  
NC7SZ08 • Rev. 1.0.3  
www.fairchildsemi.com  
Connection Diagrams  
IEEE/IEC  
Figure 1. Logic Symbol  
Pin Configurations  
Figure 2. SC70 and SOT23 (Top View)  
Figure 3. MicroPak (Top Through View)  
Pin Definitions  
Pin # SC70 / SOT23  
Pin # MicroPak  
Name  
A
Description  
1
2
3
4
5
1
2
3
4
6
5
Input  
Input  
B
GND  
Y
Ground  
Output  
VCC  
NC  
Supply Voltage  
No Connect  
Function Table  
Y=AB  
Inputs  
Output  
A
L
B
L
Y
L
L
H
L
L
H
L
H
H
H
H = HIGH Logic Level  
L = LOW Logic Level  
© 1996 Fairchild Semiconductor Corporation  
NC7SZ08 • Rev. 1.0.3  
www.fairchildsemi.com  
2
Absolute Maximum Ratings  
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be  
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.  
In addition, extended exposure to stresses above the recommended operating conditions may affect device  
reliability. The absolute maximum ratings are stress ratings only.  
Symbol  
VCC  
Parameter  
Min.  
-0.5  
-0.5  
-0.5  
Max.  
6.0  
Unit  
V
Supply Voltage  
VIN  
DC Input Voltage  
DC Output Voltage  
6.0  
V
VOUT  
6.0  
V
VIN < -0.5V  
IN > 6.0V  
VOUT < -0.5V  
OUT > 6V, VCC=GND  
-50  
IIK  
DC Input Diode Current  
DC Output Diode Current  
mA  
mA  
V
+20  
-50  
IOK  
V
+20  
±50  
±50  
+150  
+150  
+260  
200  
150  
130  
120  
4000  
2000  
IOUT  
ICC or IGND  
TSTG  
DC Output Current  
mA  
mA  
°C  
DC VCC or Ground Current  
Storage Temperature Range  
Junction Temperature Under Bias  
-65  
TJ  
°C  
TL  
Junction Lead Temperature (Soldering, 10 Seconds)  
SOT-23  
°C  
SC70-5  
Power Dissipation at +85°C  
MicroPak-6  
PD  
mW  
V
MicroPak2-6  
Human Body Model, JESD22-A114  
ESD  
Charged Device Model, JESD22-C101  
Recommended Operating Conditions  
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended  
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not  
recommend exceeding them or designing to Absolute Maximum Ratings.  
Symbol  
Parameter  
Supply Voltage Operating  
Supply Voltage Data Retention  
Input Voltage  
Conditions  
Min.  
1.65  
1.50  
0
Max.  
5.50  
5.50  
5.5  
Unit  
VCC  
V
VIN  
VOUT  
TA  
V
V
Output Voltage  
0
VCC  
+85  
20  
Operating Temperature  
-40  
0
°C  
VCC at 1.8V, 2.5V ± 0.2V  
VCC at 3.3V ± 0.3V  
VCC at 5.0V ± 0.5V  
SOT-23  
tr, tf  
Input Rise and Fall Times  
Thermal Resistance  
ns/V  
0
10  
0
5
300  
425  
500  
560  
SC70-5  
°C/W  
θJA  
MicroPak-6  
MicroPak2-6  
Note:  
1. Unused inputs must be held HIGH or LOW. They may not float.  
© 1996 Fairchild Semiconductor Corporation  
www.fairchildsemi.com  
NC7SZ08 • Rev. 1.0.3  
3
DC Electrical Characteristics  
TA=25°C  
Typ. Max.  
TA=-40 to +85°C  
Symbol  
Parameter  
VCC  
Conditions  
Units  
Min.  
Min.  
Max.  
1.65 to 1.95  
2.30 to 5.50  
1.65 to 1.95  
2.30 to 5.50  
1.65  
0.75VCC  
0.70VCC  
0.75VCC  
0.70VCC  
HIGH Level Input  
Voltage  
VIH  
VIL  
V
V
0.25VCC  
0.30VCC  
0.25VCC  
0.30VCC  
LOW Level Input  
Voltage  
1.55  
1.70  
2.20  
2.90  
4.40  
1.29  
1.90  
2.50  
2.40  
3.90  
1.65  
1.80  
2.30  
3.00  
4.50  
1.52  
2.15  
2.80  
2.68  
4.20  
0.00  
0.00  
0.00  
0.00  
0.00  
0.80  
0.10  
0.15  
0.22  
0.22  
1.55  
1.70  
2.20  
2.90  
4.40  
1.29  
1.90  
2.40  
2.30  
3.80  
1.80  
VIN=VIH, IOH=-100µA  
2.30  
3.00  
V
4.50  
HIGH Level  
Output Voltage  
VOH  
1.65  
IOH=-4mA  
IOH=-8mA  
IOH=-16mA  
IOH=-24mA  
2.30  
3.00  
3.00  
4.50  
IOH=-32mA  
1.65  
0.10  
0.10  
0.10  
0.10  
0.10  
0.24  
0.30  
0.40  
0.55  
0.55  
0.10  
0.10  
0.10  
0.10  
0.10  
0.24  
0.30  
0.40  
0.55  
0.55  
1.80  
VIN=VIL, IOL=100µA  
2.30  
3.00  
V
4.50  
LOW Level  
Output Voltage  
VOL  
1.65  
IOL=4mA  
IOL=8mA  
IOL=16mA  
IOL=24mA  
IOL=32mA  
2.30  
3.00  
3.00  
4.50  
Input Leakage  
Current  
IIN  
IOFF  
ICC  
0 to 5.5  
0
VIN=5.5V, GND  
±1  
1
±10  
10  
µA  
µA  
µA  
Power Off  
Leakage Current  
VIN or VOUT=5.5V  
Quiescent Supply  
Current  
1.65 to 5.50 VIN=5.5V, GND  
2
20  
© 1996 Fairchild Semiconductor Corporation  
NC7SZ08 • Rev. 1.0.3  
www.fairchildsemi.com  
4
AC Electrical Characteristics  
TA=25°C  
Typ. Max.  
TA=-40 to +85°C  
Symbol  
Parameter  
VCC  
Conditions  
Units Figure  
Min.  
2.0  
2.0  
0.8  
0.5  
0.5  
1.5  
0.8  
Min.  
2.0  
2.0  
0.8  
0.5  
0.5  
1.5  
0.8  
Max.  
12.7  
10.5  
7.5  
6.3  
5.2  
3.4  
2.6  
2.2  
3.3  
2.7  
4
12.0  
10.0  
7.0  
1.65  
1.80  
CL=15pF,  
RL=1MΩ  
2.50 ± 0.20  
3.30 ± 0.30  
5.00 ± 0.50  
3.30 ± 0.30  
5.00 ± 0.50  
0.00  
Figure 4  
ns  
5.0  
tPLH, tPHL Propagation Delay  
4.7  
Figure 5  
4.4  
4.1  
5.5  
5.2  
CL=50pF,  
RL=500Ω  
4.5  
4.8  
CIN  
Input Capacitance  
pF  
20  
3.30  
Power Dissipation  
Capacitance(2)  
CPD  
pF  
Figure 6  
25  
5.00  
Note:  
2.  
CPD is defined as the value of the internal equivalent capacitance which is derived from dynamic operating  
current consumption (ICCD) at no output lading and operating at 50% duty cycle. CPD is related to ICCD dynamic  
operating current by the expression: ICCD=(CPD)(VCC)(fIN)+(ICCstatic).  
Notes:  
3. CL includes load and stray capacitance.  
4. Input PRR=1.0MHz; tW500ns.  
Figure 4. AC Test Circuit  
Figure 5. AC Waveforms  
Note:  
5. Input=AC Waveform; tr=tf=1.8ns; PRR=10MHz; Duty Cycle=50%.  
Figure 6. ICCD Test Circuit  
© 1996 Fairchild Semiconductor Corporation  
www.fairchildsemi.com  
NC7SZ08 • Rev. 1.0.3  
5
Physical Dimensions  
SYMM  
C
L
3.00  
2.80  
0.95  
0.95  
A
5
4
B
3.00  
2.60  
1.70  
1.50  
2.60  
1
2
3
(0.30)  
1.00  
0.50  
0.30  
0.95  
0.20  
C
A B  
1.90  
0.70  
TOP VIEW  
LAND PATTERN RECOMMENDATION  
SEE DETAIL A  
1.30  
0.90  
1.45 MAX  
C
0.15  
0.05  
0.22  
0.08  
0.10 C  
NOTES: UNLESS OTHEWISE SPECIFIED  
A) THIS PACKAGE CONFORMS TO JEDEC  
MO-178, ISSUE B, VARIATION AA,  
B) ALL DIMENSIONS ARE IN MILLIMETERS.  
GAGE PLANE  
0.25  
C) MA05Brev5  
8°  
0°  
0.55  
0.35  
SEATING PLANE  
0.60 REF  
Figure 7. 5-Lead SOT23, JEDEC MO-178 1.6mm  
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner  
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify  
or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically  
the warranty therein, which covers Fairchild products.  
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:  
http://www.fairchildsemi.com/packaging/.  
Tape and Reel Specifications  
Please visit Fairchild Semiconductor’s online packaging area for the most recent tape and reel specifications:  
http://www.fairchildsemi.com/packaging/SOT23-5L_tr.pdf.  
Package Designator  
Tape Section  
Leader (Start End)  
Carrier  
Cavity Number  
125 (Typical)  
3000  
Cavity Status Cover Type Status  
Empty  
Filled  
Sealed  
Sealed  
Sealed  
M5X  
Trailer (Hub End)  
75 (Typical)  
Empty  
© 1996 Fairchild Semiconductor Corporation  
NC7SZ08 • Rev. 1.0.3  
www.fairchildsemi.com  
6
Physical Dimensions  
Figure 8. 5-Lead, SC70, EIAJ SC-88a, 1.25mm Wide  
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner  
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify  
or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically  
the warranty therein, which covers Fairchild products.  
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:  
http://www.fairchildsemi.com/packaging/.  
Tape and Reel Specifications  
Please visit Fairchild Semiconductor’s online packaging area for the most recent tape and reel specifications:  
http://www.fairchildsemi.com/products/analog/pdf/sc70-5_tr.pdf.  
Package Designator  
Tape Section  
Leader (Start End)  
Carrier  
Cavity Number  
125 (Typical)  
3000  
Cavity Status Cover Type Status  
Empty  
Filled  
Sealed  
Sealed  
Sealed  
P5X  
Trailer (Hub End)  
75 (Typical)  
Empty  
© 1996 Fairchild Semiconductor Corporation  
NC7SZ08 • Rev. 1.0.3  
www.fairchildsemi.com  
7
Physical Dimensions  
2X  
0.05 C  
1.45  
B
(1)  
2X  
0.05 C  
(0.49)  
5X  
1.00  
(0.75)  
(0.52)  
1X  
A
TOP VIEW  
0.55MAX  
(0.30)  
6X  
PIN 1  
0.05 C  
0.05  
0.00  
RECOMMENED  
LAND PATTERN  
0.05 C  
C
0.45  
0.35  
0.10  
6X  
0.00  
0.25  
6X  
0.15  
1.0  
DETAIL A  
0.10  
C B A  
0.40  
0.30  
0.05  
C
0.35  
0.25  
5X  
5X  
0.40  
0.30  
DETAIL A  
PIN 1 TERMINAL  
0.075 X 45  
CHAMFER  
0.5  
BOTTOM VIEW  
(0.05)  
6X  
(0.13)  
4X  
Notes:  
1. CONFORMS TO JEDEC STANDARD M0-252 VARIATION UAAD  
2. DIMENSIONS ARE IN MILLIMETERS  
3. DRAWING CONFORMS TO ASME Y14.5M-1994  
MAC06AREVC  
Figure 9. 6-Lead, MicroPak™, 1.0mm Wide  
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner  
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify  
or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically  
the warranty therein, which covers Fairchild products.  
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:  
http://www.fairchildsemi.com/packaging/.  
Tape and Reel Specifications  
Please visit Fairchild Semiconductor’s online packaging area for the most recent tape and reel specifications:  
http://www.fairchildsemi.com/products/logic/pdf/micropak_tr.pdf.  
Package Designator  
Tape Section  
Leader (Start End)  
Carrier  
Cavity Number  
125 (Typical)  
5000  
Cavity Status Cover Type Status  
Empty  
Filled  
Sealed  
Sealed  
Sealed  
L6X  
Trailer (Hub End)  
75 (Typical)  
Empty  
© 1996 Fairchild Semiconductor Corporation  
NC7SZ08 • Rev. 1.0.3  
www.fairchildsemi.com  
8
Physical Dimensions  
DETAIL A  
5X  
Figure 10. 6-Lead, MicroPak2, 1x1mm Body, .35mm Pitch  
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner  
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify  
or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically  
the warranty therein, which covers Fairchild products.  
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:  
http://www.fairchildsemi.com/packaging/.  
Tape and Reel Specification  
Please visit Fairchild Semiconductor’s online packaging area for the most recent tape and reel specifications:  
http://www.fairchildsemi.com/packaging/MicroPAK2_6L_tr.pdf.  
Package Designator  
Tape Section  
Leader (Start End)  
Carrier  
Cavity Number  
125 (Typical)  
5000  
Cavity Status Cover Type Status  
Empty  
Filled  
Sealed  
Sealed  
Sealed  
FHX  
Trailer (Hub End)  
75 (Typical)  
Empty  
© 1996 Fairchild Semiconductor Corporation  
NC7SZ08 • Rev. 1.0.3  
www.fairchildsemi.com  
9
© 1996 Fairchild Semiconductor Corporation  
NC7SZ08 • Rev. 1.0.3  
www.fairchildsemi.com  
10  

相关型号:

NC7SZ08M5

TinyLogic?? UHS 2-Input AND Gate
FAIRCHILD

NC7SZ08M5X

TinyLogic?? UHS 2-Input AND Gate
FAIRCHILD

NC7SZ08M5X

TinyLogic UHS 2 输入 AND 门极
ONSEMI

NC7SZ08M5X-L22090

TinyLogic UHS 2 输入 AND 门极
ONSEMI

NC7SZ08M5X_09

TinyLogic® UHS Two-Input AND Gate
FAIRCHILD

NC7SZ08M5X_NL

TinyLogic UHS 2-Input AND Gate
FAIRCHILD

NC7SZ08M5_NL

TinyLogic UHS 2-Input AND Gate
FAIRCHILD

NC7SZ08P5

TinyLogic?? UHS 2-Input AND Gate
FAIRCHILD

NC7SZ08P5X

TinyLogic?? UHS 2-Input AND Gate
FAIRCHILD

NC7SZ08P5X

TinyLogic UHS 2 输入 AND 门极
ONSEMI

NC7SZ08P5X-F22057

TinyLogic UHS 2 输入 AND 门极
ONSEMI

NC7SZ08P5X_09

TinyLogic® UHS Two-Input AND Gate
FAIRCHILD