概述
数据手册HT46R65-100 概述
A/D with LCD Type 8-Bit MCU A / D with LCD型8位MCU
HT46R65-100 数据手册
通过下载HT46R65-100数据手册来全面了解它。这个PDF文档包含了所有必要的细节，如产品概述、功能特性、引脚定义、引脚排列图等信息。
PDF下载HT46R65/HT46C65
A/D with LCD Type 8-Bit MCU
Technical Document
·
·
·
Tools Information
FAQs
Application Note
-
-
-
-
HA0003E Communicating between the HT48 & HT46 Series MCUs and the HT93LC46 EEPROM
HA0004E HT48 & HT46 MCU UART Software Implementation Method
HA0005E Controlling the I2C bus with the HT48 & HT46 MCU Series
HA0047E An PWM application example using the HT46 series of MCUs
Features
·
·
·
·
Operating voltage:
Buzzer output
f
f
SYS=4MHz: 2.2V~5.5V
SYS=8MHz: 3.3V~5.5V
On-chip crystal, RC and 32768Hz crystal oscillator
HALT function and wake-up feature reduce power
consumption
·
·
·
24 bidirectional I/O lines
Two external interrupt input
·
·
·
·
·
·
·
·
·
·
16-level subroutine nesting
Two 16-bit programmable timer/event counter with
PFD (programmable frequency divider) function
8 channels 10-bit resolution A/D converter
4-channel 8-bit PWM output shared with 4 I/O lines
Bit manipulation instruction
·
LCD driver with 41´3 or 40´4 segments
(logical output option for SEG0~SEG23)
16-bit table read instruction
·
·
·
·
·
·
8K´16 program memory
384´8 data memory RAM
Supports PFD for sound generation
Real Time Clock (RTC)
8-bit prescaler for RTC
Watchdog Timer
Up to 0.5ms instruction cycle with 8MHz system clock
63 powerful instructions
All instructions in 1 or 2 machine cycles
Low voltage reset/detector function
52-pin QFP, 56-pin SSOP, 100-pin QFP packages
General Description
The HT46R65/HT46C65 are 8-bit, high performance,
RISC architecture microcontroller devices specifically
designed for A/D product applications that interface di-
rectly to analog signals and which require LCD Inter-
face. The mask version HT46C65 is fully pin and
functionally compatible with the OTP version HT46R65
device.
Converter, Pulse Width Modulation function, HALT and
wake-up functions, in addition to a flexible and
configurable LCD interface enhance the versatility of
these devices to control a wide range of applications re-
quiring analog signal processing and LCD interfacing,
such as electronic metering, environmental monitoring,
handheld measurement tools, motor driving, etc., for
both industrial and home appliance application areas.
The advantages of low power consumption, I/O flexibil-
ity, timer functions, oscillator options, multi-channel A/D
Rev. 1.80
1
July 14, 2005
HT46R65/HT46C65
Block Diagram
P
r
e
s
c
a
l
e
r
f
S Y S
M
I
n
t
e
r
r
u
p
t
T
M
R
0
C
U
T
M
R
0
C
i
r
c
u
i
t
X
P
D
6
/
T
M
R
0
P
F
D
0
S
T
A
C
K
P
D
7
/
T
M
R
1
P
r
o
g
r
a
m
P
r
o
g
r
a
m
I
N
T
C
M
T
M
R
1
C
U
f
S
Y
S
/ 4
E
P
R
O
M
C
o
u
n
t
e
r
T
M
R
1
X
3
2
7
6
8
H
z
P
F
D
1
S
Y
S
I
n
s
t
r
u
c
s
t
t
i
e
o
n
R
T
C
R
e
g
i
r
M
D
A
T
A
M
P
M
U
M
e
m
o
r
y
O
S
C
3
U
R
T
C
O
S
C
X
W
D
T
O
S
C
4
X
T
i
m
e
B
a
s
e
W
D
T
O
S
C
M
U
X
I
n
s
t
r
u
c
t
i
o
n
P
W
M
D
e
c
o
d
e
r
P
P
P
P
P
D
D
D
D
D
0
4
5
6
7
/
/
/
/
/
P
I
I
T
T
W
M
0
1
0
~
P
D
3
/
P
W
M
3
N
T
P
D
C
P
o
r
t
D
N
T
S
T
A
T
U
S
A
L
U
P
D
M
R
0
M
R
1
T
i
m
i
n
g
S
h
i
f
t
e
r
G
e
n
e
r
a
t
i
o
n
8
-
C
h
a
n
n
e
l
A
/
D
C
o
n
v
e
r
t
e
r
B
P
P
B
C
P
o
r
t
B
P
B
0
/
A
N
0
~
P
B
7
/
A
N
7
A
C
C
O
S
C
2
O
S
C
1
P
B
O
S
C
4
R
E
S
V
D
D
P
A
0
/
/
B
B
Z
Z
L
C
D
V
O
S
S
M
e
m
o
r
y
P
A
1
P
A
C
S
C
3
P
o
r
t
A
P
A
2
P
A
P
P
A
A
3
4
/
~
P
F
D
L
C
D
D
R
I
V
E
R
P
A
7
E
N
/
D
I
S
H
A
L
T
L
V
D
/
L
V
R
C
O
O
M
0
~
C
O
M
3
/
S
S
E
G
0
3
~
C
M
2
S
E
G
4
0
E
G
9
Rev. 1.80
2
July 14, 2005
HT46R65/HT46C65
Pin Assignment
P
P
A
A
0
1
/
/
B
B
Z
Z
R
E
S
1
2
3
4
5
6
7
8
9
1
1
1
1
1
1
1
1
1
1
2
2
2
2
2
2
2
2
2
5
5
5
5
5
5
5
4
4
4
4
4
4
4
4
4
4
3
3
3
3
3
3
3
3
3
3
2
6
5
4
3
2
1
0
9
8
7
6
5
4
3
2
1
0
9
8
7
6
5
4
3
2
1
0
9
O
S
S
C
C
1
2
P
A
2
O
1
0
0
9
9
9
8
9
7
9
6
9
5
9
4
9
3
9
2
9
1
9
0
8
9
8
8
8
7
8
6
8
5
8
4
8
3
8
2
8
1
8
7
7
7
7
7
7
7
7
7
7
6
6
6
6
6
6
6
6
6
6
5
5
5
5
5
5
5
5
5
0
9
8
7
6
5
4
3
2
1
0
9
8
7
6
5
4
3
2
1
0
9
8
7
6
5
4
3
2
1
1
2
3
4
5
6
7
8
9
1
1
1
1
1
1
1
1
1
1
2
2
2
2
2
2
2
2
2
2
3
P
A
5
S
E
E
G
G
9
1
V
D
D
P
A
3
/
P
F
D
N
N
N
N
N
C
C
C
C
C
S
0
1
P
A
4
O
S
S
C
C
3
4
S
E
G
1
P
A
5
O
N
C
C
C
N
S
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
G
G
G
G
G
G
G
G
G
G
G
G
G
G
G
G
G
G
G
1
1
1
1
2
2
2
2
2
2
2
2
2
2
3
3
3
3
3
6
7
8
9
0
1
2
3
4
5
6
7
8
9
0
1
2
3
4
P
P
A
A
6
7
N
S
P
P
A
A
6
7
S
E
G
1
2
P
P
P
P
P
P
B
B
B
B
B
B
0
1
2
3
4
5
/
/
/
/
/
/
A
A
A
A
A
A
N
N
N
N
N
N
0
1
2
3
4
5
S
S
E
G
1
3
P
B
0
/
A
N
0
S
E
G
1
4
S
0
1
2
3
4
5
6
7
8
9
0
1
2
3
4
5
6
7
8
0
1
2
3
4
5
6
7
8
9
0
1
2
3
4
5
6
7
8
9
0
P
B
1
/
A
N
1
S
E
G
1
5
S
P
B
2
/
A
N
2
S
E
G
1
6
S
P
B
3
/
A
N
3
S
E
G
1
7
S
P
B
4
/
A
N
4
S
E
G
1
8
P
B
5
/
A
N
5
6
S
E
G
1
9
S
H
T
4
6
R
6
5
/
H
T
4
6
C
6
5
P
P
B
B
6
7
/
/
A
A
N
N
S
S
E
E
G
G
2
2
0
1
S
V
S
S
1
0
0
Q
F
P
-
A
7
P
P
P
D
D
D
0
1
2
/
/
/
P
P
P
W
W
W
M
M
M
0
1
2
S
V
S
S
S
E
G
2
2
P
P
D
D
0
1
/
/
P
W
W
M
M
0
S
E
G
2
3
S
P
1
S
E
G
2
4
S
P
D
2
/
P
W
M
2
S
E
G
2
5
S
P
P
D
D
4
5
/
/
I
I
N
N
T
T
0
1
P
D
3
/
P
W
M
3
S
E
G
2
6
P
D
4
/
I
N
N
T
0
S
E
G
2
7
S
P
D
5
/
I
T
1
S
E
G
2
8
P
D
6
/
T
M
R
0
S
P
D
6
/
/
T
M
R
0
1
S
E
G
2
9
V
L
C
D
S
P
D
7
T
M
R
N
C
C
C
C
C
C
N
N
N
N
N
C
C
C
C
C
N
S
V
M
A
X
N
V
V
1
2
1
2
0
S
N
S
N
N
C
C
C
O
M
3
/
S
E
G
4
0
3
1
3 2 3 3 3 4 3 5 3 6 3 7 3 8 3 9 4 0 4 1 4 2 4 3 4 4 4 5 4 6 4 7 4 8
4 9 5 0
C
C
O
O
M
M
2
1
C
O
M
H
T
4
6
R
6
5
/
H
T
4
6
C
6
5
5
6
S
S
O
P
-
A
5
2
5
1
5
0
4
9
4
8
4
7
4
6
4
5
4
4
4
3
4
2
4
1
4
0
3
3
3
3
3
3
9
8
7
6
5
4
S
S
S
S
S
S
S
S
S
S
S
S
S
E
E
E
E
E
E
E
E
E
E
E
E
E
G
G
G
G
G
G
G
G
G
G
G
G
G
1
2
2
2
2
2
2
2
2
2
2
3
3
9
0
1
2
3
4
5
6
7
8
9
0
1
1
2
3
4
5
6
7
8
9
1
1
1
1
P
A
5
P
P
A
A
6
7
0
1
2
3
4
5
P
P
P
P
P
P
B
B
B
B
B
B
0
1
2
3
4
5
/
/
/
/
/
/
A
A
A
A
A
A
N
N
N
N
N
N
H
T
4
6
R
6
5
/
H
T
4
6
C
6
5
3
3
3
3
2
2
2
3
2
1
0
9
8
7
5
2
Q
F
P
-
A
V
S
S
0
1
2
3
P
P
P
D
D
D
0
1
2
/
/
/
P
P
P
W
W
W
M
M
M
0
1
2
1
4
1
5
1
6
1
7
1
8
1
9
2
0
2
1
2
2
2
3
2
4
2
5
2
6
Note: The 52-pin QFP package does not support the charge pump (C type bias) of the LCD. The LCD bias type must
select the R type by option.
Rev. 1.80
3
July 14, 2005
HT46R65/HT46C65
Pin Description
Pin Name
I/O
Options
Description
PA0/BZ
Bidirectional 8-bit input/output port. Each bit can be configured as wake-up in-
put by ROM code option. Software instructions determine the CMOS output
or Schmitt trigger input with or without pull-high resistor (determined by
pull-high options: bit option). The BZ, BZ and PFD are pin-shared with PA0,
PA1 and PA3, respectively.
Wake-up
Pull-high
Buzzer
PFD
PA1/BZ
PA2
I/O
PA3/PFD
PA4~PA7
PB0/AN0
PB1/AN1
PB2/AN2
PB3/AN3
PB4/AN4
PB5/AN5
PB6/AN6
PB7/AN7
Bidirectional 8-bit input/output port. Software instructions determine the
CMOS output, Schmitt trigger input with or without pull-high resistor (deter-
mined by pull-high option: bit option) or A/D input. Once a PB line is selected
as an A/D input (by using software control), the I/O function and pull-high re-
sistor are disabled automatically.
I/O
Pull-high
Bidirectional 4-bit input/output port. Software instructions determine the
CMOS output, Schmitt trigger input with or without a pull-high resistor (deter-
mined by pull-high option: bit option). The PWM0/PWM1/PWM2/PWM3 out-
put function are pin-shared with PD0/PD1/PD2/PD3 (dependent on PWM
options).
PD0/PWM0
PD1/PWM1
PD2/PWM2
PD3/PWM3
Pull-high
PWM
I/O
I/O
PD4/INT0
PD5/INT1
PD6/TMR0
PD7/TMR1
Bidirectional 4-bit input/output port. Software instructions determine the
CMOS output, Schmitt trigger input with or without a pull-high resistor (deter-
mined by pull-high option: bit option). The INT0, INT1, TMR0 and TMR1 are
pin-shared with PD4/PD5/PD6/PD7.
Pull-high
VSS
Negative power supply, ground
LCD power supply
¾
¾
¾
¾
¾
VLCD
I
I
I
VMAX
IC maximum voltage connect to VDD, VLCD or V1
Voltage pump
V1, V2, C1, C2
COM0~COM2
COM3/SEG40
SEG40 can be set as a segment or as a common output driver for LCD panel
by options. COM0~COM2 are outputs for LCD panel plate.
O
O
1/3 or 1/4 Duty
Logical Output
LCD driver outputs for LCD panel segments. SEG0~SEG23 can be optioned
as logical outputs.
SEG0~SEG39
OSC1 and OSC2 are connected to an RC network or a crystal (by options) for
the internal system clock. In the case of RC operation, OSC2 is the output ter-
minal for 1/4 system clock. The system clock may come from the RTC oscilla-
tor. If the system clock comes from RTCOSC, these two pins can be floating.
OSC1
OSC2
I
Crystal or RC
O
Real time clock oscillators. OSC3 and OSC4 are connected to a 32768Hz
crystal oscillator for timing purposes or to a system clock source (depending
on the options). No built-in capacitor
OSC3
OSC4
I
RTC or
O
System Clock
VDD
RES
Positive power supply
¾
¾
¾
I
Schmitt trigger reset input, active low
Absolute Maximum Ratings
Supply Voltage...........................VSS-0.3V to VSS+6.0V
Input Voltage..............................VSS-0.3V to VDD+0.3V
Storage Temperature............................-50°C to 125°C
Operating Temperature...........................-40°C to 85°C
Note: These are stress ratings only. Stresses exceeding the range specified under ²Absolute Maximum Ratings² may
cause substantial damage to the device. Functional operation of this device at other conditions beyond those
listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliabil-
ity.
Rev. 1.80
4
July 14, 2005
HT46R65/HT46C65
D.C. Characteristics
Ta=25°C
Test Conditions
Conditions
Symbol
Parameter
Min.
Typ.
Max.
Unit
VDD
¾
fSYS=4MHz
2.2
3.3
¾
5.5
5.5
2
V
V
¾
¾
1
VDD
Operating Voltage
f
SYS=8MHz
¾
3V
5V
mA
mA
No load, ADC Off,
SYS=4MHz
Operating Current
IDD1
IDD2
IDD3
f
(Crystal OSC, RC OSC)
3
5
¾
Operating Current
No load, ADC Off,
fSYS=8MHz
5V
4
8
mA
¾
(Crystal OSC, RC OSC)
3V
5V
3V
5V
3V
5V
3V
5V
0.3
0.6
¾
¾
2.5
10
2
0.6
1
mA
mA
mA
mA
mA
mA
mA
mA
¾
¾
¾
¾
¾
¾
¾
¾
Operating Current
(fSYS=32768Hz)
No load, ADC Off
1
Standby Current
(*fS=T1)
No load, system HALT,
LCD Off at HALT
ISTB1
ISTB2
ISTB3
2
5
Standby Current
(*fS=RTC OSC)
No load, system HALT,
LCD On at HALT, C type
20
5
Standby Current
(*fS=WDT OSC)
No load, system HALT,
LCD On at HALT, C type
6
10
No load, system HALT,
LCD On at HALT, R type,
1/2 bias, VLCD=VDD
17
34
13
28
14
26
10
19
30
60
¾
¾
¾
¾
¾
¾
¾
¾
mA
mA
mA
mA
mA
mA
mA
mA
3V
5V
Standby Current
(*fS=RTC OSC)
ISTB4
ISTB5
ISTB6
ISTB7
(Low bias current option)
No load, system HALT,
LCD On at HALT, R type,
1/3 bias, VLCD=VDD
25
3V
5V
Standby Current
(*fS=RTC OSC)
50
(Low bias current option)
No load, system HALT,
LCD On at HALT, R type,
1/2 bias, VLCD=VDD
25
3V
5V
Standby Current
(*fS=WDT OSC)
50
(Low bias current option)
No load, system HALT,
LCD On at HALT, R type,
1/3 bias, VLCD=VDD
20
3V
5V
Standby Current
(*fS=WDT OSC)
40
(Low bias current option)
Input Low Voltage for I/O Ports,
TMR0, TMR1, INT0 and INT1
VIL1
0.3VDD
0
V
V
¾
¾
¾
¾
¾
¾
Input High Voltage for I/O Ports,
TMR0, TMR1, INT0 and INT1
VIH1
0.7VDD
VDD
VIL2
0.4VDD
VDD
3.3
3.6
¾
Input Low Voltage (RES)
Input High Voltage (RES)
Low Voltage Reset Voltage
Low Voltage Detector Voltage
0
0.9VDD
2.7
3.0
6
V
V
¾
¾
¾
¾
¾
¾
¾
¾
VIH2
VLVR
VLVD
3.0
3.3
12
25
-4
-8
V
¾
V
¾
3V
5V
3V
5V
mA
mA
mA
mA
I/O Port Segment Logic Output
Sink Current
IOL1
V
OL=0.1VDD
OH=0.9VDD
10
¾
-2
¾
I/O Port Segment Logic Output
Source Current
IOH1
V
-5
¾
Rev. 1.80
5
July 14, 2005
HT46R65/HT46C65
Test Conditions
Conditions
Symbol
Parameter
Min.
Typ.
Max.
Unit
VDD
3V
5V
3V
5V
3V
5V
¾
210
350
-80
-180
20
420
700
-160
-360
60
¾
¾
mA
mA
mA
mA
kW
kW
V
LCD Common and Segment
Current
IOL2
V
OL=0.1VDD
OH=0.9VDD
¾
LCD Common and Segment
Current
IOH2
V
¾
100
50
¾
¾
¾
Pull-high Resistance of I/O Ports
and INT0, INT1
RPH
10
30
VAD
EAD
VDD
A/D Input Voltage
0
¾
A/D Conversion Integral
Nonlinearity Error
LSB
¾
¾
¾
¾
±0.5
±1
3V
5V
0.5
1.5
1
3
mA
mA
¾
¾
Additional Power Consumption
if A/D Converter is Used
IADC
Note:
²*fS² please refer to clock option of Watchdog Timer
A.C. Characteristics
Ta=25°C
Test Conditions
Conditions
2.2V~5.5V
Symbol
Parameter
Min.
Typ.
Max.
Unit
VDD
¾
400
400
4000
8000
kHz
kHz
¾
¾
fSYS1
System Clock
3.3V~5.5V
¾
System Clock
fSYS2
2.2V~5.5V
32768
Hz
¾
¾
¾
(32768Hz Crystal OSC)
fRTCOSC
RTC Frequency
32768
¾
Hz
kHz
kHz
ms
¾
¾
¾
3V
5V
¾
¾
¾
0
¾
4000
8000
180
130
¾
2.2V~5.5V
Timer I/P Frequency
(TMR0/TMR1)
fTIMER
3.3V~5.5V
0
¾
45
32
1
90
¾
¾
¾
tWDTOSC
Watchdog Oscillator Period
65
ms
tRES
tSST
tLVR
tINT
External Reset Low Pulse Width
System Start-up Timer Period
¾
ms
Power-up or wake-up from
HALT
tSYS
ms
1024
¾
¾
¾
Low Voltage Width to Reset
Interrupt Pulse Width
A/D Clock Period
1
1
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
76
32
¾
¾
¾
¾
¾
ms
ms
tAD
1
tADC
tADCS
tAD
tAD
A/D Conversion Time
A/D Sampling Time
¾
¾
Note: tSYS= 1/fSYS
Rev. 1.80
6
July 14, 2005
HT46R65/HT46C65
Functional Description
Execution Flow
After accessing a program memory word to fetch an in-
struction code, the value of the PC is incremented by 1.
The PC then points to the memory word containing the
next instruction code.
The system clock is derived from either a crystal or an
RC oscillator or a 32768Hz crystal oscillator. It is inter-
nally divided into four non-overlapping clocks. One in-
struction cycle consists of four system clock cycles.
When executing a jump instruction, conditional skip ex-
ecution, loading a PCL register, a subroutine call, an ini-
tial reset, an internal interrupt, an external interrupt, or
returning from a subroutine, the PC manipulates the
program transfer by loading the address corresponding
to each instruction.
Instruction fetching and execution are pipelined in such
a way that a fetch takes one instruction cycle while de-
coding and execution takes the next instruction cycle.
The pipelining scheme makes it possible for each in-
struction to be effectively executed in a cycle. If an in-
struction changes the value of the program counter, two
cycles are required to complete the instruction.
The conditional skip is activated by instructions. Once
the condition is met, the next instruction, fetched during
the current instruction execution, is discarded and a
dummy cycle replaces it to get a proper instruction; oth-
erwise proceed to the next instruction.
Program Counter - PC
The program counter (PC) is 13 bits wide and it controls
the sequence in which the instructions stored in the pro-
gram ROM are executed. The contents of the PC can
specify a maximum of 8192 addresses.
T
1
T
2
T
3
T
4
T
1
T
2
T
3
T
4
T
1
T
2
T
3
T
4
S
y
s
t
e
m
C
l
o
c
k
O
S
C
2
(
R
C
o
n
l
y
)
P
C
P
C
+
1
P
C
+
2
P
C
F
e
t
c
h
I
N
S
T
(
P
C
)
E
x
e
c
u
t
e
I
N
S
T
(
P
C
-
1
)
F
e
t
c
h
I
N
S
T
(
P
C
+
1
)
E
x
e
c
u
t
e
I
N
S
T
(
P
C
)
F
e
t
c
h
I
N
S
T
(
P
C
+
2
)
E
x
e
c
u
t
e
I
N
S
T
(
P
C
+
1
)
Execution Flow
Program Counter
Mode
*12 *11 *10
*9
0
0
0
0
0
0
0
*8
0
0
0
0
0
0
0
*7
0
0
0
0
0
0
0
*6
0
0
0
0
0
0
0
*5
0
0
0
0
0
0
0
*4
0
0
0
0
1
1
1
*3
0
0
1
1
0
0
1
*2
0
1
0
1
0
1
0
*1
0
0
0
0
0
0
0
*0
0
0
0
0
0
0
0
Initial Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
External Interrupt 0
External Interrupt 1
Timer/Event Counter 0 Overflow
Timer/Event Counter 1 Overflow
Time Base Interrupt
RTC Interrupt
Skip
Program Counter+2
*8 @7 @6 @5 @4 @3 @2 @1 @0
Loading PCL
*12 *11 *10
*9
Jump, Call Branch
Return from Subroutine
#12 #11 #10 #9
S12 S11 S10 S9
#8
S8
#7
S7
#6
S6
#5
S5
#4
S4
#3
S3
#2
S2
#1
S1
#0
S0
Program Counter
Note: *12~*0: Program counter bits
#12~#0: Instruction code bits
S12~S0: Stack register bits
@7~@0: PCL bits
Rev. 1.80
7
July 14, 2005
HT46R65/HT46C65
·
·
Location 008H
The lower byte of the PC (PCL) is a readable and
writeable register (06H). Moving data into the PCL per-
forms a short jump. The destination is within 256 loca-
tions.
Location 008H is reserved for the external interrupt
service program also. If the INT1 input pin is activated,
and the interrupt is enabled, and the stack is not full,
the program begins execution at location 008H.
When a control transfer takes place, an additional
dummy cycle is required.
Location 00CH
Location 00CH is reserved for the Timer/Event Coun-
ter 0 interrupt service program. If a timer interrupt re-
sults from a Timer/Event Counter 0 overflow, and if the
interrupt is enabled and the stack is not full, the pro-
gram begins execution at location 00CH.
Program Memory - EPROM
The program memory (EPROM) is used to store the pro-
gram instructions which are to be executed. It also con-
tains data, table, and interrupt entries, and is organized
into 8192´16 bits which are addressed by the program
counter and table pointer.
·
Location 010H
Location 010H is reserved for the Timer/Event Coun-
ter 1 interrupt service program. If a timer interrupt re-
sults from a Timer/Event Counter 1 overflow, and if the
interrupt is enabled and the stack is not full, the pro-
gram begins execution at location 010H.
Certain locations in the ROM are reserved for special
usage:
·
Location 000H
·
·
·
Location 014H
Location 000H is reserved for program initialization.
After chip reset, the program always begins execution
at this location.
Location 014H is reserved for the Time Base interrupt
service program. If a Time Base interrupt occurs, and
the interrupt is enabled, and the stack is not full, the
program begins execution at location 014H.
·
Location 004H
Location 004H is reserved for the external interrupt
service program. If the INT0 input pin is activated, and
the interrupt is enabled, and the stack is not full, the
program begins execution at location 004H.
Location 018H
Location 018H is reserved for the real time clock inter-
rupt service program. If a real time clock interrupt oc-
curs, and the interrupt is enabled, and the stack is not
full, the program begins execution at location 018H.
0
0
0
0
0
0
0
4
8
H
H
H
D
e
v
i
c
e
i
n
i
t
i
a
l
i
z
a
t
i
o
n
p
r
o
g
r
a
m
Table location
E
x
t
e
r
n
a
l
i
n
t
e
r
r
u
p
t
0
s
u
b
r
o
u
t
i
n
e
Any location in the ROM can be used as a look-up ta-
ble. The instructions ²TABRDC [m]² (the current page,
1 page=256 words) and ²TABRDL [m]² (the last page)
transfer the contents of the lower-order byte to the
specified data memory, and the contents of the
higher-order byte to TBLH (Table Higher-order byte
register) (08H). Only the destination of the lower-order
byte in the table is well-defined; the other bits of the ta-
ble word are all transferred to the lower portion of
TBLH. The TBLH is read only, and the table pointer
(TBLP) is a read/write register (07H), indicating the ta-
ble location. Before accessing the table, the location
should be placed in TBLP. All the table related instruc-
tions require 2 cycles to complete the operation.
These areas may function as a normal ROM depend-
ing upon the user¢s requirements.
E
x
t
e
r
n
a
l
i
n
t
e
r
r
u
p
t
1
s
u
b
r
o
u
t
i
n
e
0
0
C
H
T
i
m
e
r
/
e
v
e
n
t
c
o
u
n
t
e
r
0
i
n
t
e
r
r
u
p
t
s
u
b
r
o
u
t
i
n
e
0
0
1
1
0
4
H
H
T
i
m
e
r
/
e
v
e
n
t
c
o
u
n
t
e
r
1
i
n
t
e
r
r
u
p
t
s
u
b
r
o
u
t
i
n
e
P
r
o
g
r
a
m
T
i
m
e
B
a
s
e
I
n
t
e
r
r
u
p
t
M
e
m
o
r
y
0
1
8
H
R
T
C
I
n
t
e
r
r
u
p
t
n
0
0
H
L
o
o
k
-
u
p
t
a
b
l
e
(
2
5
6
w
o
r
d
s
)
n
F
F
H
L
o
o
k
-
u
p
t
a
b
l
e
(
2
5
6
w
o
r
d
s
)
1
F
F
F
H
1
6
b
i
t
s
N
o
t
e
:
n
r
a
n
g
e
s
f
r
o
m
0
t
o
1
F
Program Memory
Table Location
Instruction(s)
*12
P12
1
*11
*10
*9
P9
1
*8
*7
*6
*5
*4
*3
*2
*1
*0
TABRDC [m]
TABRDL [m]
P11 P10
P8
1
@7
@7
@6
@6
@5
@5
@4
@4
@3 @2 @1 @0
@3 @2 @1 @0
1
1
Table Location
P12~P8: Current program counter bits
Note: *12~*0: Table location bits
@7~@0: Table pointer bits
Rev. 1.80
8
July 14, 2005
HT46R65/HT46C65
0
0
0
1
H
H
Stack Register - STACK
I
n
d
i
r
e
c
t
A
d
d
r
e
s
s
i
n
g
R
e
g
i
s
t
e
r
0
M
P
0
The stack register is a special part of the memory used
to save the contents of the program counter. The stack
is organized into 16 levels and is neither part of the data
nor part of the program, and is neither readable nor
writeable. Its activated level is indexed by a stack
pointer (SP) and is neither readable nor writeable. At the
start of a subroutine call or an interrupt acknowledg-
ment, the contents of the program counter is pushed
onto the stack. At the end of the subroutine or interrupt
routine, signaled by a return instruction (RET or RETI),
the contents of the program counter is restored to its
previous value from the stack. After chip reset, the SP
will point to the top of the stack.
0
2
H
I
n
d
i
r
e
c
t
A
d
d
r
e
M
s
s
i
n
g
R
e
g
i
s
t
e
r
1
0
3
H
P
1
0
4
H
B
P
0
5
H
A
C
C
0
6
H
P
C
L
0
7
H
T
B
L
P
0
8
H
T
B
L
H
0
9
H
R
T
C
C
0
0
A
B
H
H
S
T
A
T
U
S
I
N
T
C
0
0
0
C
D
H
H
T
M
R
0
H
T
M
R
0
L
0
E
H
T
T
M
M
R
R
0
1
C
H
0
F
H
If the stack is full and a non-masked interrupt takes
place, the interrupt request flag is recorded but the ac-
knowledgment is still inhibited. Once the SP is decre-
mented (by RET or RETI), the interrupt is serviced. This
feature prevents stack overflow, allowing the program-
mer to use the structure easily. Likewise, if the stack is
full, and a ²CALL² is subsequently executed, a stack
overflow occurs and the first entry is lost (only the most
recent sixteen return addresses are stored).
1
1
0
1
H
H
T
M
R
1
L
T
M
R
1
C
1
2
H
P
A
1
3
H
P
A
C
1
4
H
P
B
S
p
e
c
i
a
l
P
u
r
p
o
s
e
1
5
H
P
B
C
D
a
t
a
M
e
m
o
r
y
1
6
H
1
7
H
1
8
H
P
D
1
9
H
P
D
C
Data Memory - RAM
1
1
A
B
H
H
P
P
P
P
W
W
W
W
M
M
M
M
0
1
2
3
The data memory (RAM) is designed with 417´8 bits,
and is divided into two functional groups, namely; spe-
cial function registers 33´8 bit and general purpose data
memory, Bank0: 192´8 bit and Bank2: 192´8 bit most of
which are readable/writeable, although some are read
only. The special function register are overlapped in any
banks.
1
1
C
D
H
H
1
E
H
I
N
T
C
1
1
F
H
2
2
0
1
H
H
2
2
H
Of the two types of functional groups, the special func-
tion registers consist of an Indirect addressing register 0
(00H), a Memory pointer register 0 (MP0;01H), an Indi-
rect addressing register 1 (02H), a Memory pointer reg-
ister 1 (MP1;03H), a Bank pointer (BP;04H), an
Accumulator (ACC;05H), a Program counter
lower-order byte register (PCL;06H), a Table pointer
(TBLP;07H), a Table higher-order byte register
(TBLH;08H), a Real time clock control register
(RTCC;09H), a Status register (STATUS;0AH), an Inter-
rupt control register 0 (INTC0;0BH), a Timer/Event
Counter 0 (TMR0H:0CH; TMR0L:0DH), a Timer/Event
Counter 0 control register (TMR0C;0EH), a Timer/Event
Counter 1 (TMR1H:0FH;TMR1L:10H), a Timer/Event
Counter 1 control register (TMR1C; 11H), Interrupt con-
trol register 1 (INTC1;1EH) , PWM data register
(PWM0;1AH, PWM1;1BH, PWM2;1CH, PWM3;1DH),
the A/D result lower-order byte register (ADRL;24H), the
A/D result higher-order byte register (ADRH;25H), the
A/D control register (ADCR;26H), the A/D clock setting
register (ACSR;27H), I/O registers (PA;12H, PB;14H,
PD;18H) and I/O control registers (PAC;13H, PBC;15H,
PDC;19H). The remaining space before the 40H is re-
served for future expanded usage and reading these lo-
2
3
H
2
4
H
A
D
R
L
2
5
H
A
A
D
D
R
C
H
R
2
6
H
2
7
H
A
C
S
R
2
8
H
3
F
H
4
0
H
:
U
n
u
s
e
d
G
e
n
e
r
a
l
P
u
r
p
o
s
e
D
a
t
a
M
e
m
o
r
y
R
e
a
d
a
s
"
0
0
"
(
3
8
4
B
y
t
e
s
)
F
F
H
RAM Mapping
cations will get ²00H². The space before 40H is
overlapping in each bank. The general purpose data
memory, addressed from 40H to FFH (Bank0; BP=0 or
Bank2; BP=2), is used for data and control information
under instruction commands. All of the data memory ar-
eas can handle arithmetic, logic, increment, decrement
and rotate operations directly. Except for some dedi-
cated bits, each bit in the data memory can be set and
Rev. 1.80
9
July 14, 2005
HT46R65/HT46C65
Arithmetic and Logic Unit - ALU
reset by ²SET [m].i² and ²CLR [m].i². They are also indi-
rectly accessible through memory pointer registers
(MP0;01H/MP1;03H). The space before 40H is overlap-
ping in each bank.
This circuit performs 8-bit arithmetic and logic opera-
tions and provides the following functions:
·
·
·
·
·
Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
Logic operations (AND, OR, XOR, CPL)
Rotation (RL, RR, RLC, RRC)
After first setting up BP to the value of ²01H² or ²02H² to
access either bank 1 or bank 2 respectively, these banks
must then be accessed indirectly using the Memory
Pointer MP1. With BP set to a value of either ²01H² or
²02H², using MP1 to indirectly read or write to the data
memory areas with addresses from 40H~FFH will result
in operations to either bank 1 or bank 2. Directly ad-
dressing the Data Memory will always result in Bank 0
being accessed irrespective of the value of BP.
Increment and Decrement (INC, DEC)
Branch decision (SZ, SNZ, SIZ, SDZ etc.)
The ALU not only saves the results of a data operation
but also changes the status register.
Status Register - STATUS
The status register (0AH) is 8 bits wide and contains, a
carry flag (C), an auxiliary carry flag (AC), a zero flag (Z),
an overflow flag (OV), a power down flag (PDF), and a
watchdog time-out flag (TO). It also records the status
information and controls the operation sequence.
Indirect Addressing Register
Location 00H and 02H are indirect addressing registers
that are not physically implemented. Any read/write op-
eration of [00H] and [02H] accesses the RAM pointed to
by MP0 (01H) and MP1(03H) respectively. Reading lo-
cation 00H or 02H indirectly returns the result 00H.
While, writing it indirectly leads to no operation.
Except for the TO and PDF flags, bits in the status reg-
ister can be altered by instructions similar to other reg-
isters. Data written into the status register does not alter
the TO or PDF flags. Operations related to the status
register, however, may yield different results from those
intended. The TO and PDF flags can only be changed
by a Watchdog Timer overflow, chip power-up, or clear-
ing the Watchdog Timer and executing the ²HALT² in-
struction. The Z, OV, AC, and C flags reflect the status of
the latest operations.
The function of data movement between two indirect ad-
dressing registers is not supported. The memory pointer
registers, MP0 and MP1, are both 8-bit registers used to
access the RAM by combining corresponding indirect
addressing registers. MP0 can only be applied to data
memory, while MP1 can be applied to data memory and
LCD display memory.
On entering the interrupt sequence or executing the
subroutine call, the status register will not be automati-
cally pushed onto the stack. If the contents of the status
is important, and if the subroutine is likely to corrupt the
status register, the programmer should take precautions
and save it properly.
Accumulator - ACC
The accumulator (ACC) is related to the ALU opera-
tions. It is also mapped to location 05H of the RAM and
is capable of operating with immediate data. The data
movement between two data memory locations must
pass through the ACC.
Bit No.
Label
Function
C is set if an operation results in a carry during an addition operation or if a borrow does not
take place during a subtraction operation; otherwise C is cleared. C is also affected by a ro-
tate through carry instruction.
0
C
AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from
the high nibble into the low nibble in subtraction; otherwise AC is cleared.
1
2
3
AC
Z
Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
OV is set if an operation results in a carry into the highest-order bit but not a carry out of the
highest-order bit, or vice versa; otherwise OV is cleared.
OV
PDF is cleared by either a system power-up or executing the ²CLR WDT² instruction. PDF is
set by executing the ²HALT² instruction.
4
PDF
TO is cleared by a system power-up or executing the ²CLR WDT² or ²HALT² instruction. TO
is set by a WDT time-out.
5
TO
6, 7
¾
Unused bit, read as ²0²
Status (0AH) Register
Rev. 1.80
10
July 14, 2005
HT46R65/HT46C65
Interrupts
sired control sequence, the contents should be saved in
advance.
The device provides two external interrupts, two internal
timer/event counter interrupts, an internal time base in-
terrupt, and an internal real time clock interrupt. The in-
terrupt control register 0 (INTC0;0BH) and interrupt
control register 1 (INTC1;1EH) both contain the interrupt
control bits that are used to set the enable/disable status
and interrupt request flags.
External interrupts are triggered by a an edge transition
of INT0 or INT1 (ROM code option: high to low, low to
high, low to high or high to low), and the related interrupt
request flag (EIF0; bit 4 of INTC0, EIF1; bit 5 of INTC0)
is set as well. After the interrupt is enabled, the stack is
not full, and the external interrupt is active, a subroutine
call to location 04H or 08H occurs. The interrupt request
flag (EIF0 or EIF1) and EMI bits are all cleared to disable
other maskable interrupts.
Once an interrupt subroutine is serviced, other inter-
rupts are all blocked (by clearing the EMI bit). This
scheme may prevent any further interrupt nesting. Other
interrupt requests may take place during this interval,
but only the interrupt request flag will be recorded. If a
certain interrupt requires servicing within the service
routine, the EMI bit and the corresponding bit of the
INTC0 or of INTC1 may be set in order to allow interrupt
nesting. Once the stack is full, the interrupt request will
not be acknowledged, even if the related interrupt is en-
abled, until the SP is decremented. If immediate service
is desired, the stack should be prevented from becom-
ing full.
The internal Timer/Event Counter 0 interrupt is initial-
ized by setting the Timer/Event Counter 0 interrupt re-
quest flag (T0F; bit 6 of INTC0), which is normally
caused by a timer overflow. After the interrupt is en-
abled, and the stack is not full, and the T0F bit is set, a
subroutine call to location 0CH occurs. The related inter-
rupt request flag (T0F) is reset, and the EMI bit is
cleared to disable other maskable interrupts.
Timer/Event Counter 1 is operated in the same manner
but its related interrupt request flag is T1F (bit 4 of
INTC1) and its subroutine call location is 10H.
All these interrupts can support a wake-up function. As
an interrupt is serviced, a control transfer occurs by
pushing the contents of the program counter onto the
stack followed by a branch to a subroutine at the speci-
fied location in the ROM. Only the contents of the pro-
gram counter is pushed onto the stack. If the contents of
the register or of the status register (STATUS) is altered
by the interrupt service program which corrupts the de-
The time base interrupt is initialized by setting the time
base interrupt request flag (TBF; bit 5 of INTC1), that is
caused by a regular time base signal. After the interrupt
is enabled, and the stack is not full, and the TBF bit is
set, a subroutine call to location 14H occurs. The related
interrupt request flag (TBF) is reset and the EMI bit is
cleared to disable further maskable interrupts.
Bit No.
Label
EMI
Function
0
1
2
3
4
5
6
Control the master (global) interrupt (1=enabled; 0=disabled)
EEI0
EEI1
ET0I
EIF0
EIF1
T0F
Control the external interrupt 0 (1=enabled; 0=disabled)
Control the external interrupt 1 (1=enabled; 0=disabled)
Control the Timer/Event Counter 0 interrupt (1=enabled; 0=disabled)
External interrupt 0 request flag (1=active; 0=inactive)
External interrupt 1 request flag (1=active; 0=inactive)
Internal Timer/Event Counter 0 request flag (1=active; 0=inactive)
For test mode used only.
7
¾
Must be written as ²0²; otherwise may result in unpredictable operation.
INTC0 (0BH) Register
Bit No.
Label
ET1I
ETBI
ERTI
¾
Function
Control the Timer/Event Counter 1 interrupt (1=enabled; 0=disabled)
Control the time base interrupt (1=enabled; 0:disabled)
Control the real time clock interrupt (1=enabled; 0:disabled)
Unused bit, read as ²0²
0
1
2
3, 7
4
T1F
Internal Timer/Event Counter 1 request flag (1=active; 0=inactive)
Time base request flag (1=active; 0=inactive)
5
TBF
RTF
6
Real time clock request flag (1=active; 0=inactive)
INTC1 (1EH) Register
Rev. 1.80
11
July 14, 2005
HT46R65/HT46C65
The real time clock interrupt is initialized by setting the
real time clock interrupt request flag (RTF; bit 6 of
INTC1), that is caused by a regular real time clock sig-
nal. After the interrupt is enabled, and the stack is not
full, and the RTF bit is set, a subroutine call to location
18H occurs. The related interrupt request flag (RTF) is
reset and the EMI bit is cleared to disable further
maskable interrupts.
register 1 (INTC1) which is located at 1EH in the RAM.
EMI, EEI0, EEI1, ET0I, ET1I, ETBI, and ERTI are all
used to control the enable/disable status of interrupts.
These bits prevent the requested interrupt from being
serviced. Once the interrupt request flags (RTF, TBF, T0F,
T1F, EIF1, EIF0) are all set, they remain in the INTC1 or
INTC0 respectively until the interrupts are serviced or
cleared by a software instruction.
During the execution of an interrupt subroutine, other
maskable interrupt acknowledgments are all held until
the ²RETI² instruction is executed or the EMI bit and the
related interrupt control bit are set both to 1 (if the stack
is not full). To return from the interrupt subroutine, ²RET²
or ²RETI² may be invoked. RETI sets the EMI bit and en-
ables an interrupt service, but RET does not.
It is recommended that a program should not use the
²CALL subroutine² within the interrupt subroutine. It¢s be-
cause interrupts often occur in an unpredictable manner
or require to be serviced immediately in some applica-
tions. During that period, if only one stack is left, and en-
abling the interrupt is not well controlled, operation of the
²call² in the interrupt subroutine may damage the origi-
nal control sequence.
Interrupts occurring in the interval between the rising
edges of two consecutive T2 pulses are serviced on the
latter of the two T2 pulses if the corresponding interrupts
are enabled. In the case of simultaneous requests, the
priorities in the following table apply. These can be
masked by resetting the EMI bit.
Oscillator Configuration
The device provides three oscillator circuits for system
clocks, i.e., RC oscillator, crystal oscillator and 32768Hz
crystal oscillator, determined by options. No matter what
type of oscillator is selected, the signal is used for the
system clock. The HALT mode stops the system oscilla-
tor (RC and crystal oscillator only) and ignores external
signal in order to conserve power. The 32768Hz crystal
oscillator still runs at HALT mode. If the 32768Hz crystal
oscillator is selected as the system oscillator, the system
oscillator is not stopped; but the instruction execution is
stopped. Since the 32768Hz oscillator is also designed
for timing purposes, the internal timing (RTC, time base,
WDT) operation still runs even if the system enters the
HALT mode.
Interrupt Source
External interrupt 0
Priority Vector
1
2
3
4
5
6
04H
08H
0CH
10H
14H
18H
External interrupt 1
Timer/Event Counter 0 overflow
Timer/Event Counter 1 overflow
Time base interrupt
Real time clock interrupt
The Timer/Event Counter 0 interrupt request flag (T0F),
external interrupt 1 request flag (EIF1), external inter-
rupt 0 request flag (EIF0), enable Timer/Event Counter
0 interrupt bit (ET0I), enable external interrupt 1 bit
(EEI1), enable external interrupt 0 bit (EEI0), and en-
able master interrupt bit (EMI) make up of the Interrupt
Control register 0 (INTC0) which is located at 0BH in the
RAM. The real time clock interrupt request flag (RTF),
time base interrupt request flag (TBF), Timer/Event
Counter 1 interrupt request flag (T1F), enable real time
clock interrupt bit (ERTI), and enable time base interrupt
bit (ETBI), enable Timer/Event Counter 1 interrupt bit
(ET1I) on the other hand, constitute the Interrupt Control
Of the three oscillators, if the RC oscillator is used, an
external resistor between OSC1 and VSS is required,
and the range of the resistance should be from 30kW to
750kW. The system clock, divided by 4, is available on
OSC2 with pull-high resistor, which can be used to syn-
chronize external logic. The RC oscillator provides the
most cost effective solution. However, the frequency of
the oscillation may vary with VDD, temperature, and the
chip itself due to process variations. It is therefore, not
suitable for timing sensitive operations where accurate
oscillator frequency is desired.
V
D
D
4
7
0
p
F
O
S
C
1
O
S
C
1
O
S
C
3
O
S
C
4
S
Y
S
O
S
C
2
O
S
C
2
C
r
y
s
t
a
l
O
s
c
i
l
l
a
t
o
r
R
C
O
s
c
i
l
l
a
t
o
r
3
2
7
6
8
H
z
C
r
y
s
t
a
l
/
R
T
C
O
s
c
i
l
l
a
t
o
r
System Oscillator
Note: 32768Hz crystal enable condition: For WDT clock source or for system clock source.
The external resistor and capacitor components connected to the 32768Hz crystal are not necessary to pro-
vide oscillation. For applications where precise RTC frequencies are essential, these components may be re-
quired to provide frequency compensation due to different crystal manufacturing tolerances.
Rev. 1.80
12
July 14, 2005
HT46R65/HT46C65
On the other hand, if the crystal oscillator is selected, a
crystal across OSC1 and OSC2 is needed to provide the
feedback and phase shift required for the oscillator, and
no other external components are required. A resonator
may be connected between OSC1 and OSC2 to replace
the crystal and to get a frequency reference, but two ex-
ternal capacitors in OSC1 and OSC2 are required.
nal logic. If the device operates in a noisy environment,
using the on-chip RC oscillator (WDT OSC) is strongly
recommended, since the HALT will stop the system
clock.
The WDT overflow under normal operation initializes a
²chip reset² and sets the status bit ²TO². In the HALT
mode, the overflow initializes a ²warm reset², and only
the program counter and SP are reset to zero. To clear
the contents of the WDT, there are three methods to be
adopted, i.e., external reset (a low level to RES), soft-
ware instruction, and a ²HALT² instruction. There are
two types of software instructions; ²CLR WDT² and the
other set - ²CLR WDT1² and ²CLR WDT2². Of these
two types of instruction, only one type of instruction can
be active at a time depending on the options - ²CLR
WDT² times selection option. If the ²CLR WDT² is se-
lected (i.e., CLR WDT times equal one), any execution
of the ²CLR WDT² instruction clears the WDT. In the
case that ²CLR WDT1² and ²CLR WDT2² are chosen
(i.e., CLR WDT times equal two), these two instructions
have to be executed to clear the WDT; otherwise, the
WDT may reset the chip due to time-out.
There is another oscillator circuit designed for the real
time clock. In this case, only the 32.768kHz crystal oscil-
lator can be applied. The crystal should be connected
between OSC3 and OSC4.
The RTC oscillator circuit can be controlled to oscillate
quickly by setting the ²QOSC² bit (bit 4 of RTCC). It is
recommended to turn on the quick oscillating function
upon power on, and then turn it off after 2 seconds.
The WDT oscillator is a free running on-chip RC oscilla-
tor, and no external components are required. Although
the system enters the power down mode, the system
clock stops, and the WDT oscillator still works with a pe-
riod of approximately 65ms at 5V. The WDT oscillator
can be disabled by options to conserve power.
Watchdog Timer - WDT
Multi-function Timer
The WDT clock source is implemented by a dedicated
RC oscillator (WDT oscillator) or an instruction clock
(system clock/4) or a real time clock oscillator (RTC os-
cillator). The timer is designed to prevent a software
malfunction or sequence from jumping to an unknown
location with unpredictable results. The WDT can be
disabled by options. But if the WDT is disabled, all exe-
cutions related to the WDT lead to no operation.
The HT46R65/HT46C65 provides a multi-function timer
for the WDT, time base and RTC but with different
time-out periods. The multi-function timer consists of an
8-stage divider and a 7-bit prescaler, with the clock
source coming from the WDT OSC or RTC OSC or the
instruction clock (i.e., system clock divided by 4). The
multi-function timer also provides a selectable fre-
quency signal (ranges from fS/22 to fS/28) for LCD driver
circuits, and a selectable frequency signal (ranging from
fS/22 to fS/29) for the buzzer output by options. It is rec-
ommended to select a nearly 4kHz signal for the LCD
driver circuits to have proper display.
Once an internal WDT oscillator (RC oscillator with pe-
riod 65ms at 5V normally) is selected, it is divided by
212~215 (by ROM code option to get the WDT time-out
period). The minimum period of WDT time-out period is
about 300ms~600ms. This time-out period may vary
with temperature, VDD and process variations. By se-
lection the WDT ROM code option, longer time-out peri-
Time Base
The time base offers a periodic time-out period to gener-
ate a regular internal interrupt. Its time-out period
ranges from 212/fS to 215/fS selected by options. If time
base time-out occurs, the related interrupt request flag
(TBF; bit 5 of INTC1) is set. But if the interrupt is en-
abled, and the stack is not full, a subroutine call to loca-
tion 14H occurs.
ods can be realized. If the WDT time-out is selected 215
,
the maximum time-out period is divided by 215~216about
2.1s~4.3s. If the WDT oscillator is disabled, the WDT
clock may still come from the instruction clock and oper-
ate in the same manner except that in the halt state the
WDT may stop counting and lose its protecting purpose.
In this situation the logic can only be restarted by exter-
S
y
s
t
e
m
C
l
o
c
k
/
4
8
R
O
M
f
S
S
f / 2
R
T
C
W
D
T
D
i
v
i
d
e
r
3
2
7
6
8
H
z
C
o
d
e
P
r
e
s
c
a
l
e
r
O
S
C
O
p
t
i
o
n
C
K
T
C
K
T
M
a
s
k
O
p
t
i
o
n
W
D
T
T
2
2
2
2
i
m
e
-
o
u
t
R
e
s
e
t
1
2
k
H
z
R
R
1
1
1
1
5
4
3
2
1
1
1
1
6
5
4
3
O
S
C
/
/
/
/
f
f
f
f
S
S
S
S
~
~
~
~
2
2
2
2
/
/
/
/
f
f
f
f
S
S
S
S
W
D
T
C
l
e
a
r
Watchdog Timer
Rev. 1.80
13
July 14, 2005
HT46R65/HT46C65
f
s
D
i
v
i
d
e
r
P
r
e
s
c
a
l
e
r
R
O
M
R
O
M
C
o
d
e
O
p
t
i
o
n
C
o
d
e
O
p
t
i
o
n
2
8
L
C
D
D
r
i
v
e
r
(
f
S
/
2
~
f
S
/
2
)
T
i
m
e
B
a
s
e
I
n
t
e
r
r
u
p
t
2
9
1
2
1
5
B
u
z
z
e
r
(
f
S
/
2
~
f
S
/
2
)
2
/
f
S
~
2
/
f
Time Base
Real Time Clock - RTC
The system quits the HALT mode by an external reset,
an interrupt, an external falling edge signal on port A, or
a WDT overflow. An external reset causes device initial-
ization, and the WDT overflow performs a ²warm reset².
After examining the TO and PDF flags, the reason for
chip reset can be determined. The PDF flag is cleared
by system power-up or by executing the ²CLR WDT² in-
struction, and is set by executing the ²HALT² instruction.
On the other hand, the TO flag is set if WDT time-out oc-
curs, and causes a wake-up that only resets the pro-
gram counter and SP, and leaves the others at their
original state.
The real time clock (RTC) is operated in the same man-
ner as the time base that is used to supply a regular in-
ternal interrupt. Its time-out period ranges from fS/28 to
fS/215 by software programming . Writing data to RT2,
RT1 and RT0 (bit 2, 1, 0 of RTCC;09H) yields various
time-out periods. If the RTC time-out occurs, the related
interrupt request flag (RTF; bit 6 of INTC1) is set. But if
the interrupt is enabled, and the stack is not full, a sub-
routine call to location 18H occurs.
RT2
0
RT1
0
RT0 RTC Clock Divided Factor
0
1
0
1
0
1
0
1
28*
29*
The port A wake-up and interrupt methods can be con-
sidered as a continuation of normal execution. Each bit
in port A can be independently selected to wake up the
device by options. Awakening from an I/O port stimulus,
the program resumes execution of the next instruction.
On the other hand, awakening from an interrupt, two se-
quence may occur. If the related interrupt is disabled or
the interrupt is enabled but the stack is full, the program
resumes execution at the next instruction. But if the in-
terrupt is enabled, and the stack is not full, the regular in-
terrupt response takes place.
0
0
0
1
210
211
*
0
1
*
1
0
212
213
214
215
1
0
1
1
1
1
Note: * not recommended to be used
Power Down Operation - HALT
When an interrupt request flag is set before entering the
²HALT² status, the system cannot be awakened using
that interrupt.
The HALT mode is initialized by the ²HALT² instruction
and results in the following.
If wake-up events occur, it takes 1024 tSYS (system
clock period) to resume normal operation. In other
words, a dummy period is inserted after the wake-up. If
the wake-up results from an interrupt acknowledgment,
the actual interrupt subroutine execution is delayed by
more than one cycle. However, if the wake-up results in
the next instruction execution, the execution will be per-
formed immediately after the dummy period is finished.
·
The system oscillator turns off but the WDT oscillator
keeps running (if the WDT oscillator or the real time
clock is selected).
·
·
The contents of the on-chip RAM and of the registers
remain unchanged.
The WDT is cleared and start recounting (if the WDT
clock source is from the WDT oscillator or the real time
clock oscillator).
·
·
·
All I/O ports maintain their original status.
To minimize power consumption, all the I/O pins should
be carefully managed before entering the HALT status.
The PDF flag is set but the TO flag is cleared.
LCD driver is still running (if the WDT OSC or RTC
OSC is selected).
f
S
D
i
v
i
d
e
r
P
r
e
s
c
a
l
e
r
8
1
5
R
T
2
8
t
o
1
2
/
f
S
~
2
/
f
R
R
T
T
1
0
M
u
x
.
R
T
C
I
n
t
e
r
r
u
p
t
Real Time Clock
Rev. 1.80
14
July 14, 2005
HT46R65/HT46C65
V
D
D
Reset
m
0 . 0 1 F *
There are three ways in which reset may occur.
·
·
·
RES is reset during normal operation
RES is reset during HALT
1
0
0
k
R
E
S
WDT time-out is reset during normal operation
1
0
k
The WDT time-out during HALT differs from other chip
reset conditions, for it can perform a ²warm reset² that
resets only the program counter and SP and leaves the
other circuits at their original state. Some registers re-
main unaffected during any other reset conditions. Most
registers are reset to the ²initial condition² once the re-
set conditions are met. Examining the PDF and TO
flags, the program can distinguish between different
²chip resets².
m
0 . 1 F *
Reset Circuit
Note:
²*² Make the length of the wiring, which is con-
nected to the RES pin as short as possible, to
avoid noise interference.
TO PDF
RESET Conditions
RES reset during power-up
RES reset during normal operation
RES Wake-up HALT
V
D
D
0
u
0
1
1
0
u
1
u
1
R
E
S
S
S
T
O
P
D
S
S
T
T
i
m
e
-
o
u
t
C
h
i
p
R
e
s
e
t
WDT time-out during normal operation
WDT Wake-up HALT
Reset Timing Chart
Note: ²u² stands for unchanged
To guarantee that the system oscillator is started and
stabilized, the SST (System Start-up Timer) provides an
extra-delay of 1024 system clock pulses when the sys-
tem awakes from the HALT state or during power up.
Awaking from the HALT state or system power-up, the
SST delay is added.
H
A
L
T
W
a
r
m
R
e
s
e
t
W
D
T
W
D
T
T
i
m
e
-
o
u
t
R
e
s
e
t
E
x
t
e
r
n
a
l
R
E
S
C
o
l
d
S
S
T
An extra SST delay is added during the power-up pe-
riod, and any wake-up from HALT may enable only the
SST delay.
R
e
s
e
t
1
0
-
b
i
t
R
i
p
p
l
e
O
S
C
1
C
o
u
n
t
e
r
P
o
w
e
r
-
o
n
D
e
t
e
c
t
i
o
n
The functional unit chip reset status is shown below.
Reset Configuration
Program Counter
Interrupt
000H
Disabled
Cleared
Prescaler, Divider
WDT, RTC,
Time Base
Cleared. After master reset,
WDT starts counting
Timer/event Counter Off
Input/output Ports
Stack Pointer
Input mode
Points to the top of the stack
Rev. 1.80
15
July 14, 2005
HT46R65/HT46C65
The register states are summarized below:
Reset
WDT Time-out
RES Reset
RES Reset
WDT Time-out
(HALT)*
Register
(Power On)
(Normal Operation) (Normal Operation)
(HALT)
MP0
MP1
BP
xxxx xxxx
xxxx xxxx
0000 0000
xxxx xxxx
uuuu uuuu
uuuu uuuu
0000 0000
uuuu uuuu
uuuu uuuu
uuuu uuuu
0000 0000
uuuu uuuu
uuuu uuuu
uuuu uuuu
0000 0000
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
ACC
Program
Counter
0000H
0000H
0000H
0000H
0000H
TBLP
TBLH
RTCC
STATUS
INTC0
TMR0H
TMR0L
TMR0C
TMR1H
TMR1L
TMR1C
PA
xxxx xxxx
xxxx xxxx
--00 0111
--00 xxxx
-000 0000
xxxx xxxx
xxxx xxxx
00-0 1000
xxxx xxxx
xxxx xxxx
0000 1---
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
-000 -000
xx-- ----
uuuu uuuu
uuuu uuuu
--00 0111
--1u uuuu
-000 0000
xxxx xxxx
xxxx xxxx
00-0 1000
xxxx xxxx
xxxx xxxx
0000 1---
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
-000 -000
xx-- ----
uuuu uuuu
uuuu uuuu
--00 0111
--uu uuuu
-000 0000
xxxx xxxx
xxxx xxxx
00-0 1000
xxxx xxxx
xxxx xxxx
0000 1---
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
-000 -000
xx-- ----
uuuu uuuu
uuuu uuuu
--00 0111
--01 uuuu
-000 0000
xxxx xxxx
xxxx xxxx
00-0 1000
xxxx xxxx
xxxx xxxx
0000 1---
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
-000 -000
xx-- ----
uuuu uuuu
uuuu uuuu
--uu uuuu
--11 uuuu
-uuu uuuu
uuuu uuuu
uuuu uuuu
uu-u uuuu
uuuu uuuu
uuuu uuuu
uuuu u---
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
-uuu -uuu
uu-- ----
PAC
PB
PBC
PD
PDC
PWM0
PWM1
PWM2
PWM3
INTC1
ADRL
ADRH
ADCR
ACSR
xxxx xxxx
0100 0000
1--- --00
xxxx xxxx
0100 0000
1--- --00
xxxx xxxx
0100 0000
1--- --00
xxxx xxxx
0100 0000
---- --00
uuuu uuuu
uuuu uuuu
u--- --uu
Note:
²*² stands for warm reset
²u² stands for unchanged
²x² stands for unknown
Rev. 1.80
16
July 14, 2005
HT46R65/HT46C65
Timer/Event Counter
register is changed by each writing TMR0H (TMR1H)
operations. Reading TMR0H (TMR1H) will latch the
contents of TMR0H (TMR1H) and TMR0L (TMR1L)
counters to the destination and the lower-order byte
buffer, respectively. Reading the TMR0L (TMR1L) will
read the contents of the lower-order byte buffer. The
TMR0C (TMR1C) is the Timer/Event Counter 0 (1) con-
trol register, which defines the operating mode, counting
enable or disable and an active edge.
Two timer/event counters (TMR0,TMR1) are imple-
mented in the microcontroller. The Timer/Event Counter
0 contains a 16-bit programmable count-up counter and
the clock may come from an external source or an inter-
nal clock source. An internal clock source comes from
f
SYS. The Timer/Event Counter 1 contains a 16-bit pro-
grammable count-up counter and the clock may come
from an external source or an internal clock source. An
internal clock source comes from fSYS/4 or 32768Hz se-
lected by option. The external clock input allows the
user to count external events, measure time intervals or
pulse widths, or to generate an accurate time base.
The T0M0, T0M1 (TMR0C) and T1M0, T1M1 (TMR1C)
bits define the operation mode. The event count mode is
used to count external events, which means that the
clock source is from an external (TMR0, TMR1) pin. The
timer mode functions as a normal timer with the clock
source coming from the internal selected clock source.
Finally, the pulse width measurement mode can be used
to count the high or low level duration of the external sig-
nal (TMR0, TMR1), and the counting is based on the in-
ternal selected clock source.
There are six registers related to the Timer/Event Coun-
ter 0; TMR0H (0CH), TMR0L (0DH), TMR0C (0EH) and
the Timer/Event Counter 1; TMR1H (0FH), TMR1L
(10H), TMR1C (11H). Writing TMR0L (TMR1L) will only
put the written data to an internal lower-order byte buffer
(8-bit) and writing TMR0H (TMR1H) will transfer the
specified data and the contents of the lower-order byte
buffer to TMR0H (TMR1H) and TMR0L (TMR1L) regis-
ters, respectively. The Timer/Event Counter 1/0 preload
In the event count or timer mode, the timer/event coun-
ter starts counting at the current contents in the
timer/event counter and ends at FFFFH. Once an over-
P
W
M
(
6
+
2
)
o
r
(
7
+
1
)
T
o
P
D
0
/
P
D
1
/
P
D
2
/
P
D
3
c
i
r
c
u
i
t
C
o
m
p
a
r
e
D
a
t
a
B
u
s
f
S Y S
8
-
s
t
a
g
e
P
r
e
s
c
a
l
e
r
L
o
w
B
y
t
e
f
I N T
B
u
f
f
e
r
8
-
1
M
U
X
T
0
M
1
T
0
M
0
T
0
P
S
C
2
~
T
0
P
S
C
0
T
M
R
0
1
6
-
B
i
t
R
e
l
o
a
d
P
r
e
l
o
a
d
R
e
g
i
s
t
e
r
T
0
E
P
u
l
s
e
W
i
d
t
h
O
v
e
r
f
l
o
w
t
o
I
n
t
e
r
r
u
p
t
H
i
g
h
B
y
t
e
L
o
w
B
y
t
e
T
T
T
0
0
0
M
M
O
1
M
e
a
s
u
r
e
m
e
n
t
0
M
o
d
e
C
o
n
t
r
o
l
1
6
-
B
i
t
T
i
m
e
r
/
E
v
e
n
t
C
o
u
n
t
e
r
N
P
F
D
0
Timer/Event Counter 0
D
a
t
a
B
u
s
L
o
w
B
y
t
e
f
S
Y
S
/
4
M
f
I N T
B
u
f
f
e
r
U
3
2
7
6
8
H
z
X
T
1
M
1
T
1
M
0
T
1
S
T
M
R
1
1
6
-
B
i
t
R
e
l
o
a
d
P
r
e
l
o
a
d
R
e
g
i
s
t
e
r
T
1
E
P
u
l
s
e
W
i
d
t
h
O
v
e
r
f
l
o
w
t
o
I
n
t
e
r
r
u
p
t
H
i
g
h
B
y
t
e
L
o
w
B
y
t
e
T
1
M
1
M
e
a
s
u
r
e
m
e
n
t
T
1
M
0
M
o
d
e
C
o
n
t
r
o
l
1
6
-
B
i
t
T
i
m
e
r
/
E
v
e
n
t
C
o
u
n
t
e
r
T
1
O
N
P
F
D
1
Timer/Event Counter 1
P
P
F
F
D
D
0
1
M
U
1
/
2
P
F
D
X
P
A
3
D
a
t
a
C
T
R
L
P
F
D
S
o
u
r
c
e
O
p
t
i
o
n
PFD Source Option
Rev. 1.80
17
July 14, 2005
HT46R65/HT46C65
flow occurs, the counter is reloaded from the timer/event
counter preload register, and generates an interrupt re-
quest flag (T0F; bit 6 of INTC0, T1F; bit 4 of INTC1). In
the pulse width measurement mode with the values of
the T0ON/T1ON and T0E/T1E bits equal to 1, after the
TMR0 (TMR1) has received a transient from low to high
(or high to low if the T0E/T1E bit is ²0²), it will start count-
ing until the TMR0 (TMR1) returns to the original level
and resets the T0ON/T1ON. The measured result re-
mains in the timer/event counter even if the activated
transient occurs again. In other words, only 1-cycle
measurement can be made until the T0ON/T1ON is set.
The cycle measurement will re-function as long as it re-
ceives further transient pulse. In this operation mode,
the timer/event counter begins counting not according
to the logic level but to the transient edges. In the case of
counter overflows, the counter is reloaded from the
timer/event counter register and issues an interrupt re-
quest, as in the other two modes, i.e., event and timer
modes.
Bit No.
Label
Function
To define the prescaler stages.
T0PSC2, T0PSC1, T0PSC0=
000: fINT=fSYS
001: fINT=fSYS/2
0
1
2
T0PSC0
T0PSC1
T0PSC2
010: fINT=fSYS/4
011: fINT=fSYS/8
100: fINT=fSYS/16
101: fINT=fSYS/32
110: fINT=fSYS/64
111: fINT=fSYS/128
Defines the TMR0 active edge of the timer/event counter:
In Event Counter Mode (T0M1,T0M0)=(0,1):
1:count on falling edge;
3
T0E
0:count on rising edge
In Pulse Width measurement mode (T0M1,T0M0)=(1,1):
1: start counting on the rising edge, stop on the falling edge;
0: start counting on the falling edge, stop on the rising edge
4
5
T0ON
Enable/disable timer counting (0=disabled; 1=enabled)
¾
Unused bit, read as ²0²
Defines the operating mode T0M1, T0M0=
01= Event count mode (External clock)
10= Timer mode (Internal clock)
6
7
T0M0
T0M1
11= Pulse Width measurement mode (External clock)
00= Unused
TMR0C (0EH) Register
Bit No.
Label
Function
0~2
¾
Unused bit, read as ²0²
Defines the TMR1 active edge of the timer/event counter:
In Event Counter Mode (T1M1,T1M0)=(0,1):
1:count on falling edge;
3
T1E
0:count on rising edge
In Pulse Width measurement mode (T1M1,T1M0)=(1,1):
1: start counting on the rising edge, stop on the falling edge;
0: start counting on the falling edge, stop on the rising edge
4
5
T1ON
T1S
Enable/disable timer counting (0= disabled; 1= enabled)
Defines the TMR1 internal clock source (0=fSYS/4; 1=32768Hz)
Defines the operating mode T1M1, T1M0=
01= Event count mode (External clock)
10= Timer mode (Internal clock)
6
7
T1M0
T1M1
11= Pulse Width measurement mode (External clock)
00= Unused
TMR1C (11H) Register
Rev. 1.80
18
July 14, 2005
HT46R65/HT46C65
To enable the counting operation, the Timer ON bit
(T0ON: bit 4 of TMR0C; T1ON: 4 bit of TMR1C) should
be set to 1. In the pulse width measurement mode, the
T0ON/T1ON is automatically cleared after the measure-
ment cycle is completed. But in the other two modes, the
T0ON/T1ON can only be reset by instructions. The
overflow of the Timer/Event Counter 0/1 is one of the
wake-up sources and can also be applied to a PFD (Pro-
grammable Frequency Divider) output at PA3 by op-
tions. Only one PFD (PFD0 or PFD1) can be applied to
PA3 by options. If PA3 is set as PFD output, there are
two types of selections; One is PFD0 as the PFD output,
the other is PFD1 as the PFD output. PFD0, PFD1 are
the timer overflow signals of the Timer/Event Counter 0,
Timer/Event Counter 1 respectively. No matter what the
operation mode is, writing a 0 to ET0I or ET1I disables
the related interrupt service. When the PFD function is
selected, executing ²SET [PA].3² instruction to enable
PFD output and executing ²CLR [PA].3² instruction to
disable PFD output.
or 18H). For output operation, all the data is latched and
remains unchanged until the output latch is rewritten.
Each I/O line has its own control register (PAC, PBC,
PDC) to control the input/output configuration. With this
control register, CMOS output or Schmitt Trigger input
with or without pull-high resistor structures can be re-
configured dynamically under software control. To func-
tion as an input, the corresponding latch of the control
register must write ²1². The input source also depends
on the control register. If the control register bit is ²1²,
the input will read the pad state. If the control register bit
is ²0², the contents of the latches will move to the inter-
nal bus. The latter is possible in the ²read-modify-write²
instruction.
For output function, CMOS is the only configuration.
These control registers are mapped to locations 13H,
15H and 19H.
After a chip reset, these input/output lines remain at high
levels or floating state (depending on pull-high options).
Each bit of these input/output latches can be set or
cleared by ²SET [m].i² and ²CLR [m].i² (m=12H, 14H or
18H) instructions.
In the case of timer/event counter OFF condition, writing
data to the timer/event counter preload register also re-
loads that data to the timer/event counter. But if the
timer/event counter is turn on, data written to the
timer/event counter is kept only in the timer/event coun-
ter preload register. The timer/event counter still contin-
ues its operation until an overflow occurs.
Some instructions first input data and then follow the
output operations. For example, ²SET [m].i², ²CLR
[m].i², ²CPL [m]², ²CPLA [m]² read the entire port states
into the CPU, execute the defined operations
(bit-operation), and then write the results back to the
latches or the accumulator.
When the timer/event counter (reading TMR0/TMR1) is
read, the clock is blocked to avoid errors, as this may re-
sults in a counting error. Blocking of the clock should be
taken into account by the programmer. It is strongly rec-
ommended to load a desired value into the TMR0/TMR1
register first, before turning on the related timer/event
counter, for proper operation since the initial value of
TMR0/TMR1 is unknown. Due to the timer/event coun-
ter scheme, the programmer should pay special atten-
tion on the instruction to enable then disable the timer
for the first time, whenever there is a need to use the
timer/event counter function, to avoid unpredictable re-
sult. After this procedure, the timer/event function can
be operated normally.
Each line of port A has the capability of waking-up the
device.
Each I/O port has a pull-high option. Once the pull-high
option is selected, the I/O port has a pull-high resistor,
otherwise, there¢s none. Take note that a non-pull-high
I/O port operating in input mode will cause a floating
state.
The PA3 is pin-shared with the PFD signal. If the PFD
option is selected, the output signal in output mode of
PA3 will be the PFD signal generated by timer/event
counter overflow signal. The input mode always retain
its original functions. Once the PFD option is selected,
the PFD output signal is controlled by PA3 data register
only. Writing ²1² to PA3 data register will enable the PFD
output function and writing 0 will force the PA3 to remain
at ²0². The I/O functions of PA3 are shown below.
The bit0~bit2 of the TMR0C can be used to define the
pre-scaling stages of the internal clock sources of
timer/event counter. The definitions are as shown. The
overflow signal of timer/event counter can be used to
generate the PFD signal. The timer prescaler is also
used as the PWM counter.
I/O
I/P
O/P
I/P
O/P
Mode (Normal) (Normal)
(PFD)
(PFD)
Input/Output Ports
Logical
Input
Logical
Output
Logical
Input
PFD
PA3
There are 24 bidirectional input/output lines in the
microcontroller, labeled as PA, PB and PD, which are
mapped to the data memory of [12H], [14H] and [18H]
respectively. All of these I/O ports can be used for input
and output operations. For input operation, these ports
are non-latching, that is, the inputs must be ready at the
T2 rising edge of instruction ²MOV A,[m]² (m=12H, 14H
(Timer on)
Note: The PFD frequency is the timer/event counter
overflowfrequencydividedby2.
The PA0, PA1, PA3, PD4, PD5, PD6 and PD7 are
pin-shared with BZ, BZ, PFD, INT0, INT1, TMR0 and
TMR1 pins respectively.
Rev. 1.80
19
July 14, 2005
HT46R65/HT46C65
V
D
D
P
u
l
l
-
h
i
g
h
C
o
n
t
r
o
l
B
i
t
O
p
t
i
o
n
P
A
0
/
/
B
B
Z
Z
D
Q
D
a
t
a
B
u
s
P
A
1
P
A
2
W
r
i
t
e
C
o
n
t
r
o
l
R
e
g
i
s
t
e
r
C
K
P
A
3
/
P
F
D
Q
P
A
4
0
~
/
P
A
7
S
C
h
i
p
R
e
s
e
t
P
B
A
N
0
~
P
B
7
/
A
N
7
P
D
0
/
P
W
W
M
0
1
P
D
1
/
P
M
R
e
a
d
C
o
n
t
r
o
l
R
e
g
i
s
t
e
r
P
D
2
/
P
W
M
2
D
a
t
a
B
i
t
P
D
3
/
P
W
M
3
D
C
Q
P
D
4
/
I
N
T
0
1
P
D
5
/
I
N
T
K
Q
W
r
i
t
e
D
a
t
a
R
e
g
i
s
t
e
r
P
P
D
D
6
7
/
/
T
T
M
M
R
0
S
R
1
M
U
P
A
0
/
P
A
1
/
P
A
3
/
P
D
0
/
P
D
1
/
P
D
2
/
P
D
3
X
B
Z
/
B
Z
/
P
F
D
/
P
W
M
0
/
P
W
M
1
/
P
W
M
2
/
P
W
M
3
P
F
D
E
N
M
(
P
A
3
)
U
X
R
e
a
d
D
a
t
a
R
e
g
i
s
t
e
r
S
y
s
t
e
m
W
a
k
e
-
u
p
W
a
k
e
-
u
p
O
p
t
i
o
n
s
(
P
A
o
n
l
y
)
I
N
T
T
0
f
o
r
P
D
4
o
n
l
y
I
N
1
f
f
f
o
o
o
r
r
r
P
P
P
D
5
o
o
o
n
n
n
l
l
l
y
y
y
T
M
R
0
D
6
T
M
R
1
D
7
Input/Output Ports
The PA0 and PA1 are pin-shared with BZ and BZ signal,
respectively. If the BZ/BZ option is selected, the output
signal in output mode of PA0/PA1 will be the buzzer sig-
nal generated by multi-function timer. The input mode
always remain in its original function. Once the BZ/BZ
option is selected, the buzzer output signal are con-
trolled by the PA0/PA1 data register only.
PD0~PD3 data register will enable the PWM output
function and writing ²0² will force the PD0~PD3 to re-
main at ²0². The I/O functions of PD0/PD1/PD2/PD3 are
as shown.
I/O
I/P
O/P
I/P
O/P
Mode (Normal) (Normal) (PWM)
(PWM)
PD0~
PD3
Logical
Input
Logical
Output
Logical
Input
PWM0~
PWM3
The I/O function of PA0/PA1 are shown below.
PA0 I/O
I
I
I
O
I
O
I
O
I
O
O
O
O
B
C
0
O
O
B
C
1
O
O
B
B
0
O
O
B
B
1
It is recommended that unused or not bonded out I/O
lines should be set as output pins by software instruction
to avoid consuming power under input floating state.
PA1 I/O
O
X
C
X
D
I
PA0 Mode
PA1 Mode
PA0 Data
X
X
X
X
I
C
X
D
X
D
I
B
X
0
X
0
I
B
X
1
C
C
The definitions of PFD control signal and PFD output
frequency are listed in the following table.
D0
Timer
PA1 Data
X D1 D
D
B
D
X
0
X
B
B
PA3 Data PA3 Pad
PFD
Timer Preload
Value
Register
State
Frequency
PA0 Pad Status
PA1 Pad Status
B
I
D0
D1
0
I
D
D
0
OFF
OFF
ON
X
X
N
N
0
1
0
1
0
U
X
Note:
²I² input; ²O² output
²D, D0, D1² Data
X
0
X
²B² buzzer option, BZ or BZ
²X² don¢t care
ON
PFD
f
TMR/[2´(M-N)]
²C² CMOS output
Note:
²X² stands for unused
²U² stands for unknown
The PB can also be used as A/D converter inputs. The
A/D function will be described later. There is a PWM
function shared with PD0/PD1/PD2/PD3. If the PWM
function is enabled, the PWM0/PWM1/PWM2/PWM3
signal will appear on PD0/PD1/PD2/PD3 (if PD0/PD1/
PD2/PD3 is operating in output mode). Writing ²1² to
²M² is ²65536² for PFD0 or PFD1
²N² is preload value for timer/event counter
²fTMR² is input clock frequency for timer/event
counter
Rev. 1.80
20
July 14, 2005
HT46R65/HT46C65
PWM
register is denoted by DC which is the value of
PWM.7~PWM.2. The group 2 is denoted by AC which is
the value of PWM.1~PWM.0.
The microcontroller provides 4 channels (6+2)/(7+1)
(dependent on options) bits PWM output shared with
PD0/PD1/PD2/PD3. The PWM channels have their data
registers denoted as PWM0 (1AH), PWM1 (1BH),
PWM2 (1CH) and PWM3 (1DH). The frequency source
of the PWM counter comes from fSYS. The PWM regis-
ters are four 8-bit registers. The waveforms of PWM out-
puts are as shown. Once the PD0/PD1/PD2/PD3 are
selected as the PWM outputs and the output function of
PD0/PD1/PD2/PD3 are enabled (PDC.0/PDC.1/
PDC.2/PDC.3=²0²), writing ²1² to PD0/PD1/PD2/PD3
data register will enable the PWM output function and
writing ²0² will force the PD0/PD1/PD2/PD3 to stay at
²0².
In a (6+2) bits mode PWM cycle, the duty cycle of each
modulation cycle is shown in the table.
Parameter
AC (0~3)
Duty Cycle
DC+ 1
64
i<AC
Modulation cycle i
(i=0~3)
DC
i³AC
64
A (7+1) bits mode PWM cycle is divided into two modu-
lation cycles (modulation cycle0~modulation cycle 1).
Each modulation cycle has 128 PWM input clock period.
In a (7+1) bits PWM function, the contents of the PWM
register is divided into two groups. Group 1 of the PWM
register is denoted by DC which is the value of
PWM.7~PWM.1. The group 2 is denoted by AC which is
the value of PWM.0.
A (6+2) bits mode PWM cycle is divided into four modu-
lation cycles (modulation cycle 0~modulation cycle 3).
Each modulation cycle has 64 PWM input clock period.
In a (6+2) bit PWM function, the contents of the PWM
register is divided into two groups. Group 1 of the PWM
S
Y
S
[
[
[
[
P
P
P
P
W
W
W
W
M
M
M
M
]
]
]
]
=
=
=
=
1
1
1
1
0
0
0
0
0
1
2
3
P
P
P
P
W
W
W
W
M
M
M
M
2
5
/
6
4
2
2
2
2
5
5
6
6
/
/
/
/
6
6
6
6
4
4
4
4
2
2
2
2
5
5
5
6
/
/
/
/
6
6
6
6
4
4
4
4
2
2
2
2
5
5
5
5
/
/
/
/
6
6
6
6
4
4
4
4
2
2
2
2
5
6
6
6
/
/
/
/
6
6
6
6
4
4
4
4
2
6
/
6
4
2
6
/
6
4
2
6
/
6
4
P
W
M
m
o
d
u
l
a
t
i
o
n
p
e
r
i
o
d
:
6
4
/
f
M
o
d
u
l
a
t
i
o
n
c
y
c
l
e
0
M
o
d
u
l
a
t
i
o
n
c
y
c
l
e
1
M
o
d
u
l
a
t
i
o
n
c
y
c
l
e
2
M
o
d
u
l
a
t
i
o
n
c
y
c
l
e
3
M
o
d
u
l
a
t
i
o
n
c
y
c
l
e
0
P
W
M
c
y
c
l
e
:
2
5
6
/
f
(6+2) PWM Mode
S
Y
S
[
[
[
[
P
P
P
P
W
W
W
W
M
M
M
M
]
]
]
]
=
=
=
=
1
1
1
1
0
0
0
0
0
1
2
3
P
P
P
P
W
W
W
W
M
M
M
M
5
5
5
0
1
1
/
/
/
1
1
1
2
2
2
8
8
8
5
0
/
1
2
8
5
0
/
1
2
8
5
0
/
1
2
8
5
1
/
1
2
8
5
1
/
1
2
8
5
1
/
1
2
8
5
1
/
1
2
8
5
2
/
1
2
8
5
2
/
1
2
8
P
W
M
m
o
d
u
l
a
t
i
o
n
p
e
r
i
o
d
:
1
2
8
/
f
M
o
d
u
l
a
t
i
o
n
c
y
c
l
e
0
M
o
d
u
l
a
t
i
o
n
c
y
c
l
e
1
M
o
d
u
l
a
t
i
o
n
c
y
c
l
e
0
P
W
M
c
y
c
l
e
:
2
5
6
/
f
(7+1) PWM Mode
Rev. 1.80
21
July 14, 2005
HT46R65/HT46C65
In a (7+1) bits mode PWM cycle, the duty cycle of each
modulation cycle is shown in the table.
to set PB configurations. PB can be an analog input or
as digital I/O line decided by these 3 bits. Once a PB line
is selected as an analog input, the I/O functions and
pull-high resistor of this I/O line are disabled and the A/D
converter circuit is powered-on. The EOCB bit (bit6 of
the ADCR) is end of A/D conversion flag. Check this bit
to know when A/D conversion is completed. The START
bit of the ADCR is used to begin the conversion of the
A/D converter. Giving START bit a rising edge and fall-
ing edge means that the A/D conversion has started. In
order to ensure that the A/D conversion is completed,
the START should remain at ²0² until the EOCB is
cleared to ²0² (end of A/D conversion).
Parameter
AC (0~1)
Duty Cycle
DC+ 1
128
i<AC
Modulation cycle i
(i=0~1)
DC
i³AC
128
The modulation frequency, cycle frequency and cycle
duty of the PWM output signal are summarized in the
following table.
PWM
Cycle
PWM
Cycle
Duty
PWM
Bit 7 of the ACSR register is used for test purposes only
and must not be used for other purposes by the applica-
tion program. Bit1 and bit0 of the ACSR register are
used to select the A/D clock source.
Modulation Frequency
Frequency
f
f
SYS/64 for (6+2) bits mode
SYS/128 for (7+1) bits mode
f
SYS/256
[PWM]/256
When the A/D conversion has completed, the A/D inter-
rupt request flag will be set. The EOCB bit is set to ²1²
when the START bit is set from ²0² to ²1².
A/D Converter
The 8 channels and 10 bits resolution A/D converter are
implemented in this microcontroller. The reference volt-
age is VDD. The A/D converter contains 4 special regis-
ters which are; ADRL (24H), ADRH (25H), ADCR (26H)
and ACSR (27H). The ADRH and ADRL are A/D result
register higher-order byte and lower-order byte and are
read-only. After the A/D conversion is completed, the
ADRH and ADRL should be read to get the conversion
result data. The ADCR is an A/D converter control regis-
ter, which defines the A/D channel number, analog
channel select, start A/D conversion control bit and the
end of A/D conversion flag. If the users want to start an
A/D conversion, define PB configuration, select the con-
verted analog channel, and give START bit a rising edge
and falling edge (0®1®0). At the end of A/D conver-
sion, the EOCB bit is cleared. The ACSR is A/D clock
setting register, which is used to select the A/D clock
source.
Important Note for A/D initialization:
Special care must be taken to initialize the A/D con-
verter each time the Port B A/D channel selection bits
are modified, otherwise the EOCB flag may be in an un-
defined condition. An A/D initialization is implemented
by setting the START bit high and then clearing it to zero
within 10 instruction cycles of the Port B channel selec-
tion bits being modified. Note that if the Port B channel
selection bits are all cleared to zero then an A/D initial-
ization is not required.
Bit No. Label
Function
Selects the A/D converter clock
source
0
1
ADCS0 00= system clock/2
01= system clock/8
10= system clock/32
11= undefined
ADCS1
2~6
7
¾
Unused bit, read as ²0²
The A/D converter control register is used to control the
A/D converter. The bit2~bit0 of the ADCR are used to
select an analog input channel. There are a total of eight
channels to select. The bit5~bit3 of the ADCR are used
TEST For test mode used only
ACSR (27H) Register
Rev. 1.80
22
July 14, 2005
HT46R65/HT46C65
Bit No. Label
Function
0
1
2
ACS0
ACS1 Defines the analog channel select.
ACS2
3
4
5
PCR0
Defines the port B configuration select. If PCR0, PCR1 and PCR2 are all zero, the ADC circuit is
power off to reduce power consumption
PCR1
PCR2
Indicates end of A/D conversion. (0 = end of A/D conversion)
Each time bits 3~5 change state the A/D should be initialized by issuing a START signal, other-
wise the EOCB flag may have an undefined condition. See ²Important note for A/D initialization².
6
7
EOCB
START
Starts the A/D conversion. (0®1®0= start; 0®1= Reset A/D converter and set EOCB to ²1²)
ADCR (26H) Register
PCR2
PCR1
PCR0
7
6
5
4
3
2
1
0
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
PB7
PB7
PB7
PB7
PB7
PB7
PB7
AN7
PB6
PB6
PB6
PB6
PB6
PB6
PB6
AN6
PB5
PB5
PB5
PB5
PB5
PB5
AN5
AN5
PB4
PB4
PB4
PB4
PB4
AN4
AN4
AN4
PB3
PB3
PB3
PB3
AN3
AN3
AN3
AN3
PB2
PB2
PB2
AN2
AN2
AN2
AN2
AN2
PB1
PB1
AN1
AN1
AN1
AN1
AN1
AN1
PB0
AN0
AN0
AN0
AN0
AN0
AN0
AN0
Port B Configuration
ACS2
ACS1
ACS0
Analog Channel
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
AN0
AN1
AN2
AN3
AN4
AN5
AN6
AN7
1
0
1
0
1
0
1
Analog Input Channel Selection
Register
Bit7
D1
Bit6
Bit5
¾
Bit4
¾
Bit3
¾
Bit2
¾
Bit1
Bit0
¾
ADRL (24H)
ADRH (25H)
D0
D8
¾
D9
D7
D6
D5
D4
D3
D2
Note: D0~D9 is A/D conversion result data bit LSB~MSB.
ADRL (24H), ADRH (25H) Register
Rev. 1.80
23
July 14, 2005
HT46R65/HT46C65
The following programming example illustrates how to setup and implement an A/D conversion. The method of polling
the EOCB bit in the ADCR register is used to detect when the conversion cycle is complete.
Example: using EOCB Polling Method to detect end of conversion
clr
EADI
; disable ADC interrupt
mov
mov
mov
mov
a,00000001B
ACSR,a
; setup the ACSR register to select fSYS/8 as the A/D clock
; setup ADCR register to configure Port PB0~PB3 as A/D inputs
; and select AN0 to be connected to the A/D converter
a,00100000B
ADCR,a
:
:
; As the Port B channel bits have changed the following START
; signal (0-1-0) must be issued within 10 instruction cycles
:
Start_conversion:
clr
set
clr
START
START
START
; reset A/D
; start A/D
Polling_EOC:
sz
EOCB
; poll the ADCR register EOCB bit to detect end of A/D conversion
; continue polling
jmp
mov
mov
mov
mov
polling_EOC
a,ADRH
adrh_buffer,a
a,ADRL
; read conversion result high byte value from the ADRH register
; save result to user defined memory
; read conversion result low byte value from the ADRL register
; save result to user defined memory
adrl_buffer,a
:
:
jmp
start_conversion
; start next A/D conversion
M
i
n
i
m
u
m
o
n
e
i
n
s
t
r
u
c
t
i
o
n
c
y
c
l
e
n
e
e
d
e
d
,
M
a
x
i
m
u
m
t
e
n
i
n
s
t
r
u
c
t
i
o
n
c
y
c
l
e
s
a
l
l
o
w
e
d
S
T
A
R
T
E
O
C
B
A
/
D
s
a
m
p
l
i
n
g
t
i
m
e
A
/
D
s
a
m
p
l
i
n
g
t
i
m
e
A
/
D
s
a
m
p
l
i
n
g
t
i
m
e
t
A
D
C
S
t
A
D
C
S
t
A D C S
P
C
R
2
~
0
0
0
B
1
0
0
B
1
0
1
B
0
0
0
B
1
0
0
B
P
C
R
0
1
.
P
A
t
B
p
o
r
t
s
e
t
u
p
a
s
I
/
O
s
2
.
/
D
c
o
n
v
e
r
t
e
r
i
s
p
o
w
e
r
e
d
o
f
f
o
r
e
d
u
c
e
p
o
w
e
r
c
o
n
s
u
m
p
t
i
o
n
A
C
S
2
~
d
o
n
'
t
c
a
r
e
0
0
0
B
0
0
0
B
0
0
1
B
0
1
0
B
A
C
S
0
P
o
w
e
r
-
o
n
S
t
a
r
t
o
f
A
/
D
S
t
a
r
t
o
f
A
/
D
S
t
a
r
t
o
f
A
/
D
R
e
s
e
t
c
o
n
v
e
r
s
i
o
n
c
o
n
v
e
r
s
i
o
n
c
o
n
v
e
r
s
i
o
n
R
e
s
e
t
A
/
D
R
e
s
e
t
A
/
D
R
e
s
e
t
A
/
D
c
o
n
v
e
r
t
e
r
c
o
n
v
e
r
t
e
r
c
o
n
v
e
r
t
e
r
E
n
d
o
f
A
/
D
E
n
d
o
f
A
/
D
E
n
d
o
f
A
/
D
c
o
n
v
e
r
s
i
o
n
c
o
n
v
e
r
s
i
o
n
c
o
n
v
e
r
s
i
o
n
1
:
D
e
f
i
n
e
P
B
c
o
n
f
i
g
u
r
a
t
i
o
n
2
:
S
e
l
e
c
t
a
n
a
l
o
g
c
h
a
n
n
e
l
t
A
D
C
t
A
D
C
t
A D C
A
/
D
c
o
n
v
e
r
s
i
o
n
t
i
m
e
A
/
D
c
o
n
v
e
r
s
i
o
n
t
i
m
e
A
/
D
c
o
n
v
e
r
s
i
o
n
t
i
m
e
N
o
t
e
:
A
/
D
c
l
o
c
k
m
u
s
t
b
e
f
S
Y
S
S
Y
S
S
Y
S
t
t
A
D
C
S
A
D
A
D
C
A
D
A/D Conversion Timing
Rev. 1.80
24
July 14, 2005
HT46R65/HT46C65
LCD Display Memory
C
O
M
4
0
H
4
1
H
4
2
H
4
3
H
6
6
H
6
7
H
6
8
H
B
i
t
The device provides an area of embedded data memory
for LCD display. This area is located from 40H to 68H of
the RAM at Bank 1. Bank pointer (BP; located at 04H of
the RAM) is the switch between the RAM and the LCD
display memory. When the BP is set as ²1², any data
written into 40H~68H will effect the LCD display. When
the BP is cleared to ²0² or ²2², any data written into
40H~68H means to access the general purpose data
memory. The LCD display memory can be read and
written to only by indirect addressing mode using MP1.
When data is written into the display data area, it is auto-
matically read by the LCD driver which then generates
the corresponding LCD driving signals. To turn the dis-
play on or off, a ²1² or a ²0² is written to the correspond-
ing bit of the display memory, respectively. The figure
illustrates the mapping between the display memory
and LCD pattern for the device.
0
1
2
3
0
1
2
3
S
E
G
M
E
N
T
0
1
2
3
3
8
3
9
4
0
Display Memory
1/4 duty). The bias type LCD driver can be ²R² type or
²C² type. If the ²R² bias type is selected, no external ca-
pacitor is required. If the ²C² bias type is selected, a ca-
pacitor mounted between C1 and C2 pins is needed.
The LCD driver bias voltage can be 1/2 bias or 1/3 bias
by option. If 1/2 bias is selected, a capacitor mounted
between V2 pin and ground is required. If 1/3 bias is se-
lected, two capacitors are needed for V1 and V2 pins.
Refer to application diagram.
LCD Driver Output
The output number of the device LCD driver can be
41´2 or 41´3 or 40´4 by option (i.e., 1/2 duty, 1/3 duty or
V
V
A
B
V
V
V
C
S
A
C
O
M
0
S
S
S
S
S
V
V
B
C
C
O
M
1
V
V
S
A
V
V
B
C
C
O
M
2
V
V
S
A
V
V
B
C
C
O
M
3
V
V
S
A
V
B
V
V
C
S
L
C
C
D
s
e
g
m
e
n
t
s
O
N
O
M
2
s
i
d
e
l
i
g
h
t
e
d
N
o
t
e
:
1
/
4
d
u
t
y
,
1
/
3
b
i
a
s
,
C
t
y
p
e
:
"
V
A
"
3
/
2
V
L
C
D
,
"
V
B
"
V
L
C
D
,
"
V
C
"
1
/
2
V
L
C
D
1
/
4
d
u
t
y
,
1
/
3
b
i
a
s
,
R
t
y
p
e
:
"
V
A
"
V
L
C
D
,
"
V
B
"
2
/
3
V
L
C
D
,
"
V
C
"
1
/
3
V
L
C
D
LCD Driver Output
Rev. 1.80
25
July 14, 2005
HT46R65/HT46C65
D
u
r
i
n
g
a
R
e
s
e
t
P
u
l
s
e
V
1
V
L
C
C
D
V
C
O
M
0
,
C
O
M
1
,
C
O
M
2
/
/
2
2
L
L
C
C
D
D
S
L
S
S
V
1
V
D
V
A
l
l
L
C
D
d
r
i
v
e
r
o
u
t
p
u
t
s
S
N
o
r
m
a
l
O
p
e
r
a
t
i
o
n
M
o
d
e
*
*
*
V
L
C
D
V
1
/
2
L
C
D
C
C
C
O
O
O
M
0
1
2
V
S
L
S
V
1
V
C
C
C
C
D
V
/
2
L
C
D
M
M
S
L
S
S
S
V
1
V
D
V
/
2
L
C
D
*
S
L
V
1
V
V
1
D
V
L
C
C
D
s
e
g
m
e
n
t
s
O
N
/
2
L
C
D
O
M
0
,
C
1
,
2
s
i
d
e
s
a
r
e
u
n
l
i
g
h
t
e
d
S
L
D
V
O
C
n
l
y
L
D
s
e
g
m
e
n
t
s
O
N
/
2
L
C
D
O
M
0
s
i
d
e
a
r
e
l
i
g
h
t
e
d
V
V
1
V
V
1
V
S
L
S
S
S
C
C
C
C
D
V
O
C
n
l
y
L
C
D
s
e
g
m
e
n
t
s
O
N
/
2
L
C
D
O
M
1
s
i
d
e
a
r
e
l
i
g
h
t
e
d
S
L
D
V
O
C
n
l
y
L
C
D
s
e
g
m
e
n
t
s
O
N
/
2
L
C
D
O
M
2
s
i
d
e
a
r
e
l
i
g
h
t
e
d
S
L
V
1
V
V
1
V
D
V
L
C
C
D
s
e
g
m
e
d
n
e
t
s
s
O
N
/
/
/
/
2
2
2
2
L
L
L
L
C
C
C
C
D
D
D
D
O
M
0
,
1
s
i
a
r
e
l
i
g
h
t
e
d
S
L
S
S
S
S
D
V
L
C
C
D
s
e
g
m
e
n
t
s
O
N
O
M
0
,
2
s
i
d
e
s
a
r
e
l
i
g
h
t
e
d
S
L
V
1
V
V
1
V
C
D
V
L
C
C
D
s
e
g
m
e
n
t
s
O
a
N
O
O
M
M
1
0
,
,
2
s
2
i
d
e
s
r
e
l
i
g
h
t
e
d
S
L
C
D
V
L
C
C
D
s
e
g
m
e
n
t
s
O
N
1
,
s
i
d
e
s
a
r
e
l
i
g
h
t
e
d
S
H
A
L
T
M
o
d
e
V
1
L
C
C
D
V
C
O
M
0
,
C
O
M
1
,
C
O
M
2
/
/
2
2
L
L
C
C
D
D
V
V
1
V
S
L
S
S
D
V
A
l
l
l
c
d
d
r
i
v
e
r
o
u
t
p
u
t
s
S
N
o
t
e
:
"
*
"
O
m
i
t
t
h
e
C
O
M
2
s
i
g
n
a
l
,
i
f
t
h
e
1
/
2
d
u
t
y
L
C
D
i
s
u
s
e
d
.
LCD Driver Output (1/3 Duty, 1/2 Bias, R/C Type)
Note: The 52-pin QFP package does not support the charge pump (C type bias) of the LCD. The LCD bias type must
select the R type by option.
LCD Segments as Logical Output
The SEG0~SEG23 also can be optioned as logical output, once an LCD segment is optioned as a logical output, the
content of bit0 of the related segment address in LCD RAM will appear on the segment.
SEG0~SEG7 and SEG8~SEG15 are together byte optioned as logical output, SEG16~SEG23 are bit individually
optioned as logical outputs.
LCD Type
R Type
1/2 bias 1/3 bias
C Type
1/3 bias
LCD Bias Type
1/2 bias
3
2
If VDD
>
VLCD, then VMAX connect to VDD
,
If VDD>VLCD, then VMAX connect to VDD,
else VMAX connect to VLCD
VMAX
else VMAX connect to V1
Rev. 1.80
26
July 14, 2005
HT46R65/HT46C65
Low Voltage Reset/Detector Functions
There is a low voltage detector (LVD) and a low voltage reset circuit (LVR) implemented in the microcontroller. These
two functions can be enabled/disabled by options. Once the LVD options is enabled, the user can use the RTCC.3 to
enable/disable (1/0) the LVD circuit and read the LVD detector status (0/1) from RTCC.5; otherwise, the LVD function is
disabled.
The RTCC register definitions are listed below.
Bit No.
0~2
3
Label
RT0~RT2
LVDC
Function
8 to 1 multiplexer control inputs to select the real clock prescaler output
LVD enable/disable (1/0)
32768Hz OSC quick start-up oscillating
0/1: quickly/slowly start
4
QOSC
LVD detection output (1/0)
5
LVDO
1: low voltage detected, read only
6, 7
¾
Unused bit, read as ²0²
RTCC (09H) Register
The LVR has the same effect or function with the exter-
nal RES signal which performs chip reset. During HALT
state, both LVR and LVD are disabled.
The relationship between VDD and VLVR is shown below.
V
D
D
V
O P R
5
.
5
V
5
.
5
V
The microcontroller provides low voltage reset circuit in
order to monitor the supply voltage of the device. If the
supply voltage of the device is within the range
0.9V~VLVR, such as changing a battery, the LVR will au-
tomatically reset the device internally.
V
L
V
R
3
.
0
V
2
.
2
V
The LVR includes the following specifications:
·
The low voltage (0.9V~VLVR) has to remain in their
original state to exceed 1ms. If the low voltage state
does not exceed 1ms, the LVR will ignore it and do not
perform a reset function.
0
.
9
V
Note: VOPR is the voltage range for proper chip
operation at 4MHz system clock.
·
The LVR uses the ²OR² function with the external RES
signal to perform chip reset.
V
D
D
5
.
5
V
L
V
R
D
e
t
e
c
t
V
o
l
t
a
g
e
V
L
V
R
0
.
9
0
V
V
R
e
s
e
t
S
i
g
n
a
l
R
e
s
e
t
N
o
r
m
a
l
O
p
e
r
a
t
i
o
n
R
e
s
e
t
*
1
*
2
Low Voltage Reset
Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system
clock pulses before entering the normal operation.
*2: Since low voltage state has to be maintained in its original state for over 1ms, therefore after 1ms delay,
the device enters the reset mode.
Rev. 1.80
27
July 14, 2005
HT46R65/HT46C65
Options
The following shows the options in the device. All these options should be defined in order to ensure proper functioning
system.
Options
OSC type selection. This option is to decide if an RC or crystal or 32768Hz crystal oscillator is chosen as system
clock.
WDT, RTC and time base clock source selection.
There are three types of selections: system clock/4 or RTC OSC or WDT OSC.
WDT enable/disable selection. WDT can be enabled or disabled by option.
WDT time-out period selection. There are four types of selection: WDT clock source divided by 212/fS~213/fS,
213/fS~214/fS, 214/fS~215/fS or 215/fS~216/fS.
CLR WDT times selection. This option defines the method to clear the WDT by instruction. ²One time² means that
the ²CLR WDT² can clear the WDT. ²Two times² means only if both of the ²CLR WDT1² and ²CLR WDT2² have been
executed, the WDT can be cleared.
Time Base time-out period selection. The Time Base time-out period ranges from 212/fS to 215/fS. ²fS² means the clock
source selected by options.
Buzzer output frequency selection. There are eight types of frequency signals for buzzer output: fS/22~fS/29. ²fS²
means the clock source selected by options.
Wake-up selection. This option defines the wake-up capability. External I/O pins (PA only) all have the capability to
wake-up the chip from a HALT by a falling edge (bit option).
Pull-high selection. This option is to decide whether the pull-high resistance is visible or not in the input mode of the
I/O ports. PA, PB and PD can be independently selected (bit option).
I/O pins share with other function selections.
PA0/BZ, PA1/BZ: PA0 and PA1 can be set as I/O pins or buzzer outputs.
LCD common selection. There are three types of selections: 2 common (1/2 duty) or 3 common (1/3 duty) or 4 com-
mon (1/4 duty). If the 4 common is selected, the segment output pin ²SEG40² will be set as a common output.
LCD bias power supply selection.
There are two types of selections: 1/2 bias or 1/3 bias
LCD bias type selection. This option is to determine what kind of bias is selected, R type or C type.
LCD driver clock frequency selection.
There are seven types of frequency signals for the LCD driver circuits: fS/22~fS/28. ²fS² stands for the clock source se-
lection by options.
LCD ON/OFF at HALT selection.
LCD Segments as logical output selection, (byte, byte, bit, bit, bit, bit, bit, bit, bit, bit option)
[SEG0~SEG7], [SEG8~SEG15], SEG16, SEG17, SEG18, SEG19, SEG20, SEG21, SEG22, or SEG23
LVR selection. LVR has enable or disable options
LVD selection. LVD has enable or disable options
PFD selection. If PA3 is set as PFD output, there are two types of selections; One is PFD0 as the PFD output, the
other is PFD1 as the PFD output. PFD0, PFD1 are the timer overflow signals of the Timer/Event Counter 0,
Timer/Event Counter 1 respectively.
PWM selection: (7+1) or (6+2) mode
PD0: level output or PWM0 output
PD1: level output or PWM1 output
PD2: level output or PWM2 output
PD3: level output or PWM3 output
INT0 or INT1 triggering edge selection: disable; high to low; low to high; low to high or high to low.
LCD bias current selection: low/high driving current (for R type only).
Rev. 1.80
28
July 14, 2005
HT46R65/HT46C65
Application Circuits
V
D
D
C
O
M
0
~
C
O
M
2
0
L
C
D
m
0 . 0 1 F *
C
O
M
3
/
S
E
G
4
V
R
D
D
P
A
N
E
L
S
E
G
0
~
S
E
G
3
9
1
0
0
k
m
0 . 1 F
E
S
V
L
C
D
L
C
D
P
o
w
e
r
S
u
p
p
l
y
1
0
k
V
M
A
X
m
0 . 1 F *
V
S
S
C
C
1
2
m
0 . 1 F
V
D
D
R
C
S
y
s
t
e
m
O
s
c
i
l
l
a
t
o
r
3
0
k
W
O
S
C
W
4
7
0
p
F
O
O
S
S
C
C
1
2
O
S
C
V
V
1
2
O
O
S
S
C
C
1
2
C
i
r
c
u
i
t
m
0 . 1 F
R
O
S
C
S
Y
S
S
e
e
r
i
g
h
t
s
i
d
e
C
1
m
0 . 1 F
3
2
7
6
8
H
z
O
S
C
1
C
F
r
y
s
t
a
l
S
y
s
t
e
m
O
s
c
i
l
l
a
t
o
r
O
S
C
3
o
r
t
h
e
v
a
l
u
e
s
,
s
e
e
t
a
b
l
e
b
e
l
o
w
C
2
P
A
0
1
/
B
Z
O
S
C
2
P
A
/
B
Z
O
S
C
4
R
1
P
A
2
P
A
3
/
P
F
D
P
A
4
~
P
A
7
P
D
4
/
I
N
N
T
T
0
1
O
S
C
1
3
2
7
6
8
H
z
C
r
y
s
t
a
l
S
y
s
t
e
m
P
B
0
/
A
N
0
7
O
s
c
i
l
l
a
t
o
r
P
P
P
D
D
D
5
6
7
/
/
/
I
T
T
P
B
7
/
A
N
O
u
S
C
1
a
n
d
O
S
C
2
l
e
f
t
M
M
R
R
0
1
n
c
o
n
n
e
c
t
e
d
P
D
0
/
/
P
W
M
0
O
S
C
2
P
D
3
P
W
M
3
H
T
4
6
R
6
5
/
H
T
4
6
C
6
5
O
S
C
C
i
r
c
u
i
t
The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)
Crystal or Resonator
4MHz Crystal
C1, C2
0pF
R1
10kW
12kW
10kW
10kW
10kW
27kW
9.1kW
10kW
10kW
4MHz Resonator
10pF
0pF
3.58MHz Crystal
3.58MHz Resonator
2MHz Crystal & Resonator
1MHz Crystal
25pF
25pF
35pF
300pF
300pF
300pF
480kHz Resonator
455kHz Resonator
429kHz Resonator
The function of the resistor R1 is to ensure that the oscillator will switch off should low voltage condi-
tions occur. Such a low voltage, as mentioned here, is one which is less than the lowest value of the
MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.
Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is
stable and remains within a valid operating voltage range before bringing RES to high.
²*² Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise
interference.
²VMAX² connect to VDD or VLCD or V1 refer to the table.
LCD Type
R Type
1/2 bias 1/3 bias
C Type
1/3 bias
LCD bias type
1/2 bias
If VDD>VLCD, then VMAX connect to VDD
,
If VDD > 3/2VLCD, then VMAX connect to VDD
,
VMAX
else VMAX connect to VLCD
else VMAX connect to V1
Rev. 1.80
29
July 14, 2005
HT46R65/HT46C65
Instruction Set Summary
Instruction
Cycle
Flag
Mnemonic
Arithmetic
Description
Affected
ADD A,[m]
ADDM A,[m]
ADD A,x
Add data memory to ACC
1
1(1)
1
Z,C,AC,OV
Z,C,AC,OV
Z,C,AC,OV
Z,C,AC,OV
Z,C,AC,OV
Z,C,AC,OV
Z,C,AC,OV
Z,C,AC,OV
Z,C,AC,OV
Z,C,AC,OV
C
Add ACC to data memory
Add immediate data to ACC
ADC A,[m]
ADCM A,[m]
SUB A,x
Add data memory to ACC with carry
1
1(1)
Add ACC to data memory with carry
Subtract immediate data from ACC
1
SUB A,[m]
SUBM A,[m]
SBC A,[m]
SBCM A,[m]
DAA [m]
Subtract data memory from ACC
1
1(1)
Subtract data memory from ACC with result in data memory
Subtract data memory from ACC with carry
Subtract data memory from ACC with carry and result in data memory
Decimal adjust ACC for addition with result in data memory
1
1(1)
1(1)
Logic Operation
AND A,[m]
OR A,[m]
AND data memory to ACC
1
1
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
OR data memory to ACC
XOR A,[m]
ANDM A,[m]
ORM A,[m]
Exclusive-OR data memory to ACC
AND ACC to data memory
OR ACC to data memory
1
1(1)
1(1)
1(1)
1
XORM A,[m] Exclusive-OR ACC to data memory
AND A,x
OR A,x
AND immediate data to ACC
OR immediate data to ACC
1
XOR A,x
CPL [m]
CPLA [m]
Exclusive-OR immediate data to ACC
Complement data memory
1
1(1)
Complement data memory with result in ACC
1
Increment & Decrement
INCA [m]
INC [m]
Increment data memory with result in ACC
1
Z
Z
Z
Z
Increment data memory
1(1)
DECA [m]
DEC [m]
Decrement data memory with result in ACC
Decrement data memory
1
1(1)
Rotate
RRA [m]
RR [m]
Rotate data memory right with result in ACC
Rotate data memory right
1
1(1)
1
None
None
C
RRCA [m]
RRC [m]
RLA [m]
RL [m]
Rotate data memory right through carry with result in ACC
Rotate data memory right through carry
Rotate data memory left with result in ACC
Rotate data memory left
1(1)
C
1
None
None
C
1(1)
1
RLCA [m]
RLC [m]
Rotate data memory left through carry with result in ACC
Rotate data memory left through carry
1(1)
C
Data Move
MOV A,[m]
MOV [m],A
MOV A,x
Move data memory to ACC
Move ACC to data memory
Move immediate data to ACC
1
1(1)
1
None
None
None
Bit Operation
CLR [m].i
SET [m].i
Clear bit of data memory
Set bit of data memory
1(1)
1(1)
None
None
Rev. 1.80
30
July 14, 2005
HT46R65/HT46C65
Instruction
Cycle
Flag
Mnemonic
Branch
Description
Affected
JMP addr
SZ [m]
Jump unconditionally
2
None
None
None
None
None
None
None
None
None
None
None
None
None
Skip if data memory is zero
1(2)
1(2)
1(2)
1(2)
1(3)
1(3)
1(2)
1(2)
2
SZA [m]
SZ [m].i
SNZ [m].i
SIZ [m]
Skip if data memory is zero with data movement to ACC
Skip if bit i of data memory is zero
Skip if bit i of data memory is not zero
Skip if increment data memory is zero
Skip if decrement data memory is zero
Skip if increment data memory is zero with result in ACC
Skip if decrement data memory is zero with result in ACC
Subroutine call
SDZ [m]
SIZA [m]
SDZA [m]
CALL addr
RET
Return from subroutine
2
RET A,x
RETI
Return from subroutine and load immediate data to ACC
Return from interrupt
2
2
Table Read
TABRDC [m] Read ROM code (current page) to data memory and TBLH
TABRDL [m] Read ROM code (last page) to data memory and TBLH
2(1)
2(1)
None
None
Miscellaneous
NOP
No operation
1
1(1)
1(1)
1
None
None
CLR [m]
Clear data memory
SET [m]
Set data memory
None
CLR WDT
CLR WDT1
CLR WDT2
SWAP [m]
SWAPA [m]
HALT
Clear Watchdog Timer
TO,PDF
TO(4),PDF(4)
TO(4),PDF(4)
None
Pre-clear Watchdog Timer
Pre-clear Watchdog Timer
Swap nibbles of data memory
Swap nibbles of data memory with result in ACC
Enter power down mode
1
1
1(1)
1
None
1
TO,PDF
Note: x: Immediate data
m: Data memory address
A: Accumulator
i: 0~7 number of bits
addr: Program memory address
Ö: Flag is affected
-: Flag is not affected
(1): If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle
(four system clocks).
(2): If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more
cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
(1) and (2)
(3)
:
(4): The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the
CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared.
Otherwise the TO and PDF flags remain unchanged.
Rev. 1.80
31
July 14, 2005
HT46R65/HT46C65
Instruction Definition
ADC A,[m]
Add data memory and carry to the accumulator
Description
The contents of the specified data memory, accumulator and the carry flag are added si-
multaneously, leaving the result in the accumulator.
Operation
ACC ¬ ACC+[m]+C
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
Ö
Ö
Ö
Ö
ADCM A,[m]
Add the accumulator and carry to data memory
Description
The contents of the specified data memory, accumulator and the carry flag are added si-
multaneously, leaving the result in the specified data memory.
Operation
[m] ¬ ACC+[m]+C
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
Ö
Ö
Ö
Ö
ADD A,[m]
Add data memory to the accumulator
Description
The contents of the specified data memory and the accumulator are added. The result is
stored in the accumulator.
Operation
ACC ¬ ACC+[m]
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
Ö
Ö
Ö
Ö
ADD A,x
Add immediate data to the accumulator
Description
The contents of the accumulator and the specified data are added, leaving the result in the
accumulator.
Operation
ACC ¬ ACC+x
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
Ö
Ö
Ö
Ö
ADDM A,[m]
Add the accumulator to the data memory
Description
The contents of the specified data memory and the accumulator are added. The result is
stored in the data memory.
Operation
[m] ¬ ACC+[m]
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
Ö
Ö
Ö
Ö
Rev. 1.80
32
July 14, 2005
HT46R65/HT46C65
AND A,[m]
Logical AND accumulator with data memory
Description
Data in the accumulator and the specified data memory perform a bitwise logical_AND op-
eration. The result is stored in the accumulator.
Operation
ACC ¬ ACC ²AND² [m]
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
AND A,x
Logical AND immediate data to the accumulator
Description
Data in the accumulator and the specified data perform a bitwise logical_AND operation.
The result is stored in the accumulator.
Operation
ACC ¬ ACC ²AND² x
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
ANDM A,[m]
Logical AND data memory with the accumulator
Description
Data in the specified data memory and the accumulator perform a bitwise logical_AND op-
eration. The result is stored in the data memory.
Operation
[m] ¬ ACC ²AND² [m]
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
CALL addr
Subroutine call
Description
The instruction unconditionally calls a subroutine located at the indicated address. The
program counter increments once to obtain the address of the next instruction, and pushes
this onto the stack. The indicated address is then loaded. Program execution continues
with the instruction at this address.
Operation
Stack ¬ Program Counter+1
Program Counter ¬ addr
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
CLR [m]
Clear data memory
Description
Operation
The contents of the specified data memory are cleared to 0.
[m] ¬ 00H
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
Rev. 1.80
33
July 14, 2005
HT46R65/HT46C65
CLR [m].i
Clear bit of data memory
Description
Operation
The bit i of the specified data memory is cleared to 0.
[m].i ¬ 0
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
CLR WDT
Clear Watchdog Timer
Description
The WDT is cleared (clears the WDT). The power down bit (PDF) and time-out bit (TO) are
cleared.
Operation
WDT ¬ 00H
PDF and TO ¬ 0
Affected flag(s)
TO
0
PDF
0
OV
Z
AC
C
¾
¾
¾
¾
CLR WDT1
Preclear Watchdog Timer
Description
Together with CLR WDT2, clears the WDT. PDF and TO are also cleared. Only execution
of this instruction without the other preclear instruction just sets the indicated flag which im-
plies this instruction has been executed and the TO and PDF flags remain unchanged.
Operation
WDT ¬ 00H*
PDF and TO ¬ 0*
Affected flag(s)
TO
0*
PDF
0*
OV
Z
AC
C
¾
¾
¾
¾
CLR WDT2
Preclear Watchdog Timer
Description
Together with CLR WDT1, clears the WDT. PDF and TO are also cleared. Only execution
of this instruction without the other preclear instruction, sets the indicated flag which im-
plies this instruction has been executed and the TO and PDF flags remain unchanged.
Operation
WDT ¬ 00H*
PDF and TO ¬ 0*
Affected flag(s)
TO
0*
PDF
0*
OV
Z
AC
C
¾
¾
¾
¾
CPL [m]
Complement data memory
Description
Each bit of the specified data memory is logically complemented (1¢s complement). Bits
which previously contained a 1 are changed to 0 and vice-versa.
Operation
[m] ¬ [m]
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
Rev. 1.80
34
July 14, 2005
HT46R65/HT46C65
CPLA [m]
Complement data memory and place result in the accumulator
Description
Each bit of the specified data memory is logically complemented (1¢s complement). Bits
which previously contained a 1 are changed to 0 and vice-versa. The complemented result
is stored in the accumulator and the contents of the data memory remain unchanged.
Operation
ACC ¬ [m]
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
DAA [m]
Decimal-Adjust accumulator for addition
Description
The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumu-
lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal
carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD ad-
justment is done by adding 6 to the original value if the original value is greater than 9 or a
carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored
in the data memory and only the carry flag (C) may be affected.
Operation
If ACC.3~ACC.0 >9 or AC=1
then [m].3~[m].0 ¬ (ACC.3~ACC.0)+6, AC1=AC
else [m].3~[m].0 ¬ (ACC.3~ACC.0), AC1=0
and
If ACC.7~ACC.4+AC1 >9 or C=1
then [m].7~[m].4 ¬ ACC.7~ACC.4+6+AC1,C=1
else [m].7~[m].4 ¬ ACC.7~ACC.4+AC1,C=C
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
Ö
DEC [m]
Decrement data memory
Description
Operation
Data in the specified data memory is decremented by 1.
[m] ¬ [m]-1
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
DECA [m]
Decrement data memory and place result in the accumulator
Description
Data in the specified data memory is decremented by 1, leaving the result in the accumula-
tor. The contents of the data memory remain unchanged.
Operation
ACC ¬ [m]-1
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
Rev. 1.80
35
July 14, 2005
HT46R65/HT46C65
HALT
Enter power down mode
Description
This instruction stops program execution and turns off the system clock. The contents of
the RAM and registers are retained. The WDT and prescaler are cleared. The power down
bit (PDF) is set and the WDT time-out bit (TO) is cleared.
Operation
Program Counter ¬ Program Counter+1
PDF ¬ 1
TO ¬ 0
Affected flag(s)
TO
0
PDF
1
OV
Z
AC
C
¾
¾
¾
¾
INC [m]
Increment data memory
Description
Operation
Data in the specified data memory is incremented by 1
[m] ¬ [m]+1
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
INCA [m]
Increment data memory and place result in the accumulator
Description
Data in the specified data memory is incremented by 1, leaving the result in the accumula-
tor. The contents of the data memory remain unchanged.
Operation
ACC ¬ [m]+1
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
JMP addr
Directly jump
Description
The program counter are replaced with the directly-specified address unconditionally, and
control is passed to this destination.
Operation
Program Counter ¬addr
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
MOV A,[m]
Description
Operation
Move data memory to the accumulator
The contents of the specified data memory are copied to the accumulator.
ACC ¬ [m]
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
Rev. 1.80
36
July 14, 2005
HT46R65/HT46C65
MOV A,x
Move immediate data to the accumulator
Description
Operation
The 8-bit data specified by the code is loaded into the accumulator.
ACC ¬ x
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
MOV [m],A
Move the accumulator to data memory
Description
The contents of the accumulator are copied to the specified data memory (one of the data
memories).
Operation
[m] ¬ACC
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
NOP
No operation
Description
Operation
Affected flag(s)
No operation is performed. Execution continues with the next instruction.
Program Counter ¬ Program Counter+1
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
OR A,[m]
Logical OR accumulator with data memory
Description
Data in the accumulator and the specified data memory (one of the data memories) per-
form a bitwise logical_OR operation. The result is stored in the accumulator.
Operation
ACC ¬ ACC ²OR² [m]
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
OR A,x
Logical OR immediate data to the accumulator
Description
Data in the accumulator and the specified data perform a bitwise logical_OR operation.
The result is stored in the accumulator.
Operation
ACC ¬ ACC ²OR² x
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
ORM A,[m]
Logical OR data memory with the accumulator
Description
Data in the data memory (one of the data memories) and the accumulator perform a
bitwise logical_OR operation. The result is stored in the data memory.
Operation
[m] ¬ACC ²OR² [m]
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
Rev. 1.80
37
July 14, 2005
HT46R65/HT46C65
RET
Return from subroutine
Description
Operation
Affected flag(s)
The program counter is restored from the stack. This is a 2-cycle instruction.
Program Counter ¬ Stack
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
RET A,x
Return and place immediate data in the accumulator
Description
The program counter is restored from the stack and the accumulator loaded with the speci-
fied 8-bit immediate data.
Operation
Program Counter ¬ Stack
ACC ¬ x
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
RETI
Return from interrupt
Description
The program counter is restored from the stack, and interrupts are enabled by setting the
EMI bit. EMI is the enable master (global) interrupt bit.
Operation
Program Counter ¬ Stack
EMI ¬ 1
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
RL [m]
Rotate data memory left
Description
Operation
The contents of the specified data memory are rotated 1 bit left with bit 7 rotated into bit 0.
[m].(i+1) ¬ [m].i; [m].i:bit i of the data memory (i=0~6)
[m].0 ¬ [m].7
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
RLA [m]
Rotate data memory left and place result in the accumulator
Description
Data in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving the
rotated result in the accumulator. The contents of the data memory remain unchanged.
Operation
ACC.(i+1) ¬ [m].i; [m].i:bit i of the data memory (i=0~6)
ACC.0 ¬ [m].7
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
Rev. 1.80
38
July 14, 2005
HT46R65/HT46C65
RLC [m]
Rotate data memory left through carry
Description
The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 re-
places the carry bit; the original carry flag is rotated into the bit 0 position.
Operation
[m].(i+1) ¬ [m].i; [m].i:bit i of the data memory (i=0~6)
[m].0 ¬ C
C ¬ [m].7
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
Ö
RLCA [m]
Rotate left through carry and place result in the accumulator
Description
Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the
carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored
in the accumulator but the contents of the data memory remain unchanged.
Operation
ACC.(i+1) ¬ [m].i; [m].i:bit i of the data memory (i=0~6)
ACC.0 ¬ C
C ¬ [m].7
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
Ö
RR [m]
Rotate data memory right
Description
Operation
The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.
[m].i ¬ [m].(i+1); [m].i:bit i of the data memory (i=0~6)
[m].7 ¬ [m].0
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
RRA [m]
Rotate right and place result in the accumulator
Description
Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving
the rotated result in the accumulator. The contents of the data memory remain unchanged.
Operation
ACC.(i) ¬ [m].(i+1); [m].i:bit i of the data memory (i=0~6)
ACC.7 ¬ [m].0
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
RRC [m]
Rotate data memory right through carry
Description
The contents of the specified data memory and the carry flag are together rotated 1 bit
right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.
Operation
[m].i ¬ [m].(i+1); [m].i:bit i of the data memory (i=0~6)
[m].7 ¬ C
C ¬ [m].0
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
Ö
Rev. 1.80
39
July 14, 2005
HT46R65/HT46C65
RRCA [m]
Rotate right through carry and place result in the accumulator
Description
Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces
the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is
stored in the accumulator. The contents of the data memory remain unchanged.
Operation
ACC.i ¬ [m].(i+1); [m].i:bit i of the data memory (i=0~6)
ACC.7 ¬ C
C ¬ [m].0
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
Ö
SBC A,[m]
Subtract data memory and carry from the accumulator
Description
The contents of the specified data memory and the complement of the carry flag are sub-
tracted from the accumulator, leaving the result in the accumulator.
Operation
ACC ¬ ACC+[m]+C
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
Ö
Ö
Ö
Ö
SBCM A,[m]
Subtract data memory and carry from the accumulator
Description
The contents of the specified data memory and the complement of the carry flag are sub-
tracted from the accumulator, leaving the result in the data memory.
Operation
[m] ¬ ACC+[m]+C
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
Ö
Ö
Ö
Ö
SDZ [m]
Skip if decrement data memory is 0
Description
The contents of the specified data memory are decremented by 1. If the result is 0, the next
instruction is skipped. If the result is 0, the following instruction, fetched during the current
instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-
tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation
Skip if ([m]-1)=0, [m] ¬ ([m]-1)
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
SDZA [m]
Decrement data memory and place result in ACC, skip if 0
Description
The contents of the specified data memory are decremented by 1. If the result is 0, the next
instruction is skipped. The result is stored in the accumulator but the data memory remains
unchanged. If the result is 0, the following instruction, fetched during the current instruction
execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cy-
cles). Otherwise proceed with the next instruction (1 cycle).
Operation
Skip if ([m]-1)=0, ACC ¬ ([m]-1)
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
Rev. 1.80
40
July 14, 2005
HT46R65/HT46C65
SET [m]
Set data memory
Description
Operation
Each bit of the specified data memory is set to 1.
[m] ¬ FFH
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
SET [m]. i
Set bit of data memory
Description
Operation
Bit i of the specified data memory is set to 1.
[m].i ¬ 1
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
SIZ [m]
Skip if increment data memory is 0
Description
The contents of the specified data memory are incremented by 1. If the result is 0, the fol-
lowing instruction, fetched during the current instruction execution, is discarded and a
dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with
the next instruction (1 cycle).
Operation
Skip if ([m]+1)=0, [m] ¬ ([m]+1)
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
SIZA [m]
Increment data memory and place result in ACC, skip if 0
Description
The contents of the specified data memory are incremented by 1. If the result is 0, the next
instruction is skipped and the result is stored in the accumulator. The data memory re-
mains unchanged. If the result is 0, the following instruction, fetched during the current in-
struction execution, is discarded and a dummy cycle is replaced to get the proper
instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation
Skip if ([m]+1)=0, ACC ¬ ([m]+1)
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
SNZ [m].i
Skip if bit i of the data memory is not 0
Description
If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data
memory is not 0, the following instruction, fetched during the current instruction execution,
is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other-
wise proceed with the next instruction (1 cycle).
Operation
Skip if [m].i¹0
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
Rev. 1.80
41
July 14, 2005
HT46R65/HT46C65
SUB A,[m]
Subtract data memory from the accumulator
Description
The specified data memory is subtracted from the contents of the accumulator, leaving the
result in the accumulator.
Operation
ACC ¬ ACC+[m]+1
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
Ö
Ö
Ö
Ö
SUBM A,[m]
Subtract data memory from the accumulator
Description
The specified data memory is subtracted from the contents of the accumulator, leaving the
result in the data memory.
Operation
[m] ¬ ACC+[m]+1
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
Ö
Ö
Ö
Ö
SUB A,x
Subtract immediate data from the accumulator
Description
The immediate data specified by the code is subtracted from the contents of the accumula-
tor, leaving the result in the accumulator.
Operation
ACC ¬ ACC+x+1
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
Ö
Ö
Ö
Ö
SWAP [m]
Swap nibbles within the data memory
Description
The low-order and high-order nibbles of the specified data memory (1 of the data memo-
ries) are interchanged.
Operation
[m].3~[m].0 « [m].7~[m].4
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
SWAPA [m]
Swap data memory and place result in the accumulator
Description
The low-order and high-order nibbles of the specified data memory are interchanged, writ-
ing the result to the accumulator. The contents of the data memory remain unchanged.
Operation
ACC.3~ACC.0 ¬ [m].7~[m].4
ACC.7~ACC.4 ¬ [m].3~[m].0
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
Rev. 1.80
42
July 14, 2005
HT46R65/HT46C65
SZ [m]
Skip if data memory is 0
Description
If the contents of the specified data memory are 0, the following instruction, fetched during
the current instruction execution, is discarded and a dummy cycle is replaced to get the
proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation
Skip if [m]=0
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
SZA [m]
Move data memory to ACC, skip if 0
Description
The contents of the specified data memory are copied to the accumulator. If the contents is
0, the following instruction, fetched during the current instruction execution, is discarded
and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed
with the next instruction (1 cycle).
Operation
Skip if [m]=0
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
SZ [m].i
Skip if bit i of the data memory is 0
Description
If bit i of the specified data memory is 0, the following instruction, fetched during the current
instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-
tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation
Skip if [m].i=0
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
TABRDC [m]
Move the ROM code (current page) to TBLH and data memory
Description
The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved
to the specified data memory and the high byte transferred to TBLH directly.
Operation
[m] ¬ ROM code (low byte)
TBLH ¬ ROM code (high byte)
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
TABRDL [m]
Move the ROM code (last page) to TBLH and data memory
Description
The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to
the data memory and the high byte transferred to TBLH directly.
Operation
[m] ¬ ROM code (low byte)
TBLH ¬ ROM code (high byte)
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
¾
¾
¾
Rev. 1.80
43
July 14, 2005
HT46R65/HT46C65
XOR A,[m]
Logical XOR accumulator with data memory
Description
Data in the accumulator and the indicated data memory perform a bitwise logical Exclu-
sive_OR operation and the result is stored in the accumulator.
Operation
ACC ¬ ACC ²XOR² [m]
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
XORM A,[m]
Logical XOR data memory with the accumulator
Description
Data in the indicated data memory and the accumulator perform a bitwise logical Exclu-
sive_OR operation. The result is stored in the data memory. The 0 flag is affected.
Operation
[m] ¬ ACC ²XOR² [m]
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
XOR A,x
Logical XOR immediate data to the accumulator
Description
Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR op-
eration. The result is stored in the accumulator. The 0 flag is affected.
Operation
ACC ¬ ACC ²XOR² x
Affected flag(s)
TO
PDF
OV
Z
AC
C
¾
¾
¾
Ö
¾
¾
Rev. 1.80
44
July 14, 2005
HT46R65/HT46C65
Package Information
52-pin QFP (14´14) Outline Dimensions
C
H
D
G
3
9
2
7
I
4
0
2
6
F
A
B
E
1
4
5
2
K
J
1
1
3
Dimensions in mm
Symbol
Min.
17.3
13.9
17.3
13.9
¾
Nom.
¾
Max.
17.5
14.1
17.5
14.1
¾
A
B
C
D
E
F
G
H
I
¾
¾
¾
1
0.4
¾
¾
2.5
¾
3.1
¾
¾
0.1
¾
¾
¾
3.4
¾
¾
J
0.73
0.1
0°
1.03
0.2
K
a
7°
Rev. 1.80
45
July 14, 2005
HT46R65/HT46C65
56-pin SSOP (300mil) Outline Dimensions
2
2
9
8
5
6
A
B
1
C
C
'
G
H
D
a
E
F
Dimensions in mil
Symbol
Min.
395
291
8
Nom.
¾
Max.
420
299
12
A
B
C
C¢
D
E
F
¾
¾
720
89
¾
730
99
¾
¾
25
¾
4
10
¾
¾
¾
¾
G
H
a
25
4
35
12
0°
8°
Rev. 1.80
46
July 14, 2005
HT46R65/HT46C65
100-pin QFP (14´20) Outline Dimensions
C
H
D
G
8
0
5
1
I
8
1
5
0
F
A
B
E
1
0
0
3
1
a
K
J
1
3
0
Dimensions in mm
Symbol
Min.
18.50
13.90
24.50
19.90
¾
Nom.
¾
Max.
A
B
C
D
E
F
G
H
I
19.20
14.10
25.20
20.10
¾
¾
¾
¾
0.65
0.30
¾
¾
2.50
¾
3.10
3.40
¾
¾
¾
0.10
¾
¾
J
1
1.40
0.20
7°
K
a
0.10
0°
¾
¾
Rev. 1.80
47
July 14, 2005
HT46R65/HT46C65
Holtek Semiconductor Inc. (Headquarters)
No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan
Tel: 886-3-563-1999
Fax: 886-3-563-1189
http://www.holtek.com.tw
Holtek Semiconductor Inc. (Taipei Sales Office)
4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan
Tel: 886-2-2655-7070
Fax: 886-2-2655-7373
Fax: 886-2-2655-7383 (International sales hotline)
Holtek Semiconductor Inc. (Shanghai Sales Office)
7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233
Tel: 021-6485-5560
Fax: 021-6485-0313
http://www.holtek.com.cn
Holtek Semiconductor Inc. (Shenzhen Sales Office)
43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031
Tel: 0755-8346-5589
Fax: 0755-8346-5590
ISDN: 0755-8346-5591
Holtek Semiconductor Inc. (Beijing Sales Office)
Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031
Tel: 010-6641-0030, 6641-7751, 6641-7752
Fax: 010-6641-0125
Holmate Semiconductor, Inc. (North America Sales Office)
46712 Fremont Blvd., Fremont, CA 94538
Tel: 510-252-9880
Fax: 510-252-9885
http://www.holmate.com
Copyright Ó 2005 by HOLTEK SEMICONDUCTOR INC.
The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek as-
sumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used
solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable
without further modification, nor recommends the use of its products for application that may present a risk to human life
due to malfunction or otherwise. Holtek¢s products are not authorized for use as critical components in life support devices
or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information,
please visit our web site at http://www.holtek.com.tw.
Rev. 1.80
48
July 14, 2005
HT46R65-100 相关器件
| 型号 | 制造商 | 描述 | 价格 | 文档 |
| HT46R65-52 | HOLTEK | A/D with LCD Type 8-Bit MCU | 获取价格 |
|
| HT46R65-56 | HOLTEK | A/D with LCD Type 8-Bit MCU | 获取价格 |
|
| HT46R652 | HOLTEK | A/D with LCD Type 8-Bit OTP MCU | 获取价格 |
|
| HT46R652(100LQFP-A) | HOLTEK | Microcontroller | 获取价格 |
|
| HT46R652_11 | HOLTEK | A/D with LCD Type 8-Bit OTP MCU | 获取价格 |
|
| HT46R65_11 | HOLTEK | A/D with LCD Type 8-Bit MCU | 获取价格 |
|
| HT46R71D | HOLTEK | A/D with LCD Type 8-Bit MCU | 获取价格 |
|
| HT46R71D-1 | HOLTEK | Dual Slope A/D Type MCU with LCD | 获取价格 |
|
| HT46R72D-1 | HOLTEK | Dual Slope A/D Type MCU with LCD | 获取价格 |
|
| HT46R72D-1(52QFP-A) | HOLTEK | Microcontroller | 获取价格 |
|
HT46R65-100 相关文章
Bourns 密封通孔金属陶瓷微调电位计产品选型手册(英文版)
- 2024-09-20
- 6
Bourns 精密环境传感器产品选型手册(英文版)
- 2024-09-20
- 9
Bourns POWrTher 负温度系数(NTC)热敏电阻手册 (英文版)
- 2024-09-20
- 8
Bourns GMOV 混合过压保护组件产品选型手册(英文版)
- 2024-09-20
- 6
