HT48R063(16DIP-A)_技术文档

HT48R063/064/065/066/0662/067

Enhanced I/O Type 8-Bit OTP MCU

Technical Document

·

Application Note

-

HA0075E MCU Reset and Oscillator Circuits Application Note

Features

·

CPU Features

Table read instructions

·

63 powerful instructions

Operating voltage:

f

_SYS= 4MHz: 2.2V~5.5V

_SYS= 8MHz: 3.0V~5.5V

_SYS= 12MHz: 4.5V~5.5V

Up to 8-level subroutine nesting

Bit manipulation instruction

Low voltage reset function

Wide range of available package types

·

Up to 0.33ms instruction cycle with 12MHz system

clock at V_DD= 5V

Idle/Sleep mode and wake-up functions to reduce

power consumption

Peripheral Features

·

Up to 42 bidirectional I/O lines

Oscillator types:

Software controlled 4-SCOM lines LCD COM driver

with 1/2 bias

External high freuency Crystal -- HXT

External RC -- ERC

·

External interrupt input shared with an I/O line

Internal high frequency RC -- HIRC

External low frequency crystal -- LXT

Up to three 8-bit programmable Timer/Event

Counter with overflow interrupt and prescaler

·

Four operational modes: Normal, Slow, Idle, Sleep

·

Time-Base function

Fully integrated internal 4MHz, 8MHz and 12MHz

oscillator requires no external components

Programmable Frequency Divider - PFD

Up to 3 channel 8-bit PWM

·

Watchdog Timer function

LIRC oscillator function for watchdog timer

All instructions executed in one or two instruction

cycles

General Description

The Enhanced I/O MCUs are a series of 8-bit high per-

formance, RISC architecture microcontrollers specifi-

cally designed for a wide range of applications. The

usual Holtek microcontroller features of low power con-

sumption, I/O flexibility, timer functions, oscillator op-

tions, power down and wake-up functions, watchdog

timer and low voltage reset, combine to provide devices

with a huge range of functional options while still main-

taining a high level of cost effectiveness. The fully inte-

grated system oscillator HIRC, which requires no

external components and which has three frequency

selections, opens up a huge range of new application

possibilities for these devices, some of which may in-

clude industrial control, consumer products, household

appliances subsystem controllers, etc.

Rev. 1.40

1

October 23, 2012

HT48R063/064/065/066/0662/067

Selection Table

Program Data

Part No.

Memory Memory

Time

HIRC

Base (MHz) (LXT) SCOM

RTC

LCD

I/O

Timer

PFD PWM Stack

Package Type

PFD/

HT48R063

HT48R064

14

1

4/8/12

4

2

4

1K´14

64´8

8-bit´1

Ö

¾

16DIP/NSOP

PFD

16DIP/NSOP,

20DIP/SOP/SSOP,

24SKDIP/SOP/SSOP

PFD/

PFD

22

26

4

8-bit´1

16DIP/NSOP,

PFD/

PFD

20DIP/SOP/SSOP,

24SKDIP/SOP/SSOP,

28SKDIP/SOP/SSOP

HT48R065

HT48R066

1

4/8/12

4

2K´15

4K´15

96´8

Ö

¾

16DIP/NSOP,

PFD/

PFD

20DIP/SOP/SSOP,

24SKDIP/SOP/SSOP,

28SKDIP/SOP/SSOP

26

128´8

8-bit´2

24SKDIP/SOP/SSOP,

28SKDIP/SOP/SSOP,

44LQFP

HT48R0662

HT48R067

42

1

4/8/12

4

6

8

4K´15

8K´16

224´8

384´8

8-bit´2

8-bit´3

Ö (*)

PFD 8-bit´2

PFD 8-bit´3

24SKDIP/SOP/SSOP,

28SKDIP/SOP/SSOP,

44LQFP

Note: ²*² the oscillator is connected to the XT1/XT2 pins with TinyPower^TMdesign.

Block Diagram

The following block diagram illustrates the main functional blocks.

T

i

m

i

n

g

G

e

r

n

e

r

a

t

i

o

n

L

C

D

P

W

M

P

F

D

I

/

O

S

C

O

M

D

r

i

v

e

r

D

r

i

v

e

r

P

o

r

t

s

8

-

b

i

t

R

I

S

C

M

C

U

C

o

r

e

R

O

M

/

R

A

M

T

i

m

e

T

i

m

e

r

M

e

m

o

r

y

B

a

s

e

Rev. 1.40

2

October 23, 2012

HT48R063/064/065/066/0662/067

Pin Assignment

P

A

3

/

I

1

2

3

4

5

6

7

8

9

1

N

T

P

V

P

A

D

C

B

4

5

6

7

2

1

0

9

8

7

6

5

4

3

2

1

P

A

2

/

T

C

0

/

O

R

1

2

3

4

5

6

7

8

1

6

5

4

3

2

1

0

P

A

3

/

1

2

3

4

5

6

7

8

I

N

T

1

6

5

4

3

2

1

0

P

V

P

A

D

B

4

5

6

7

P

A

3

/

I

N

T

P

V

P

A

D

B

4

5

6

7

P

A

1

0

/

P

F

D

P

A

2

/

T

C

0

/

O

R

S

C

2

1

P

A

2

/

T

C

0

/

O

R

S

C

2

1

P

A

1

0

/

P

F

D

P

A

1

0

/

P

F

D

V

S

D

3

2

E

S

E

S

P

C

0

1

V

S

D

V

S

D

P

B

0

1

2

/

S

C

O

M

0

1

2

5

4

3

P

B

0

1

2

5

4

3

P

B

0

1

2

/

S

C

O

M

0

1

2

5

4

3

9

/

S

C

O

M

3

0

/

S

H

T

4

8

R

0

6

3

H

T

4

8

R

0

6

4

H

T

4

8

R

0

6

4

1

6

D

I

P

-

A

/

N

S

O

P

-

A

H

T

4

8

R

0

6

5

H

T

4

8

R

0

6

5

1

6

D

I

P

-

A

/

N

S

O

P

-

A

2

0

D

I

P

-

A

/

S

O

P

-

P

A

3

/

1

2

3

4

5

6

7

8

9

1

I

N

T

P

V

P

A

D

C

D

B

4

5

6

7

2

1

8

7

6

5

4

3

2

1

0

9

8

7

6

5

P

A

2

/

T

C

0

/

O

R

S

C

2

1

2

3

4

5

6

7

8

9

1

P

A

3

/

I

N

T

2

1

4

3

2

1

0

9

8

7

6

5

4

3

P

V

P

A

D

C

B

4

5

6

7

P

A

1

0

/

P

F

D

P

A

2

/

T

C

0

/

O

R

S

C

2

1

E

S

P

A

1

0

/

P

F

D

V

S

D

5

4

3

2

3

2

E

S

P

C

D

6

7

0

1

0

1

V

S

D

5

4

3

2

P

A

3

/

1

2

3

4

5

6

7

8

I

N

T

1

6

5

4

3

2

1

0

P

V

P

A

D

B

4

5

6

7

/

T

O

R

C

P

C

6

7

0

1

P

A

2

/

T

C

0

P

A

1

0

/

P

F

D

0

1

2

3

4

V

S

D

0

1

2

P

B

0

1

2

/

S

C

O

M

0

1

2

5

4

3

P

B

0

1

2

/

S

C

O

M

0

1

5

4

3

P

B

0

1

2

/

S

C

O

M

0

1

2

5

4

3

/

S

C

O

M

3

S

/

C

O

M

2

/

S

C

O

M

3

9

/

S

H

T

4

8

R

0

6

4

H

T

4

8

R

0

6

5

H

T

4

8

R

0

6

H

T

8

R

0

6

5

2

8

S

K

D

I

P

-

A

/

S

O

P

-

A

/

S

O

1

P

6

-

A

D

I

P

-

A

/

N

S

O

2

4

S

K

D

I

P

-

A

/

S

O

P

-

A

/

S

O

P

-

A

P

A

3

/

I

1

2

3

4

5

6

7

8

9

1

N

T

P

V

P

A

D

C

D

B

4

5

6

7

/

T

O

R

C

2

1

8

7

6

5

4

3

2

1

0

9

8

7

6

5

P

A

2

/

T

C

0

P

A

3

/

I

1

2

3

4

5

6

7

8

9

1

N

T

2

1

4

3

2

1

0

9

8

7

6

5

4

3

P

V

P

A

D

C

B

4

5

6

7

/

T

O

R

C

1

P

A

1

0

/

P

F

D

P

A

2

/

T

C

0

S

C

2

1

P

A

1

0

/

P

F

D

V

S

D

5

4

3

2

3

2

P

A

3

/

1

2

3

4

5

6

7

8

9

1

I

N

T

2

1

0

9

8

7

6

5

4

3

2

1

P

V

P

A

D

C

B

4

5

6

7

/

T

O

R

C

1

E

S

P

C

D

6

7

0

1

0

1

P

A

2

/

T

C

0

S

C

2

1

V

S

D

5

4

3

2

P

A

1

0

/

P

F

D

P

C

6

7

0

1

E

S

V

S

D

3

2

0

1

2

3

4

P

C

0

1

P

B

0

1

2

/

S

C

O

0

1

2

M

0

1

2

5

4

3

P

B

0

1

2

/

S

C

O

M

0

1

5

4

3

P

B

0

1

2

/

S

C

O

M

0

1

2

5

4

3

/

S

C

O

M

/

3

S

C

O

M

2

/

S

0

/

S

C

O

M

3

H

T

4

8

R

0

6

H

T

4

8

R

0

6

H

T

4

8

R

0

6

2

0

D

I

P

-

A

/

S

O

P

-

A

/

S

2

O

4

P

-

S

A

K

D

I

P

-

A

/

S

O

P

-

A

/

S

2

S

8

O

P

S

-

K

A

D

I

P

-

A

/

S

O

P

Rev. 1.40

3

October 23, 2012

HT48R063/064/065/066/0662/067

P

A

3

/

1

2

3

4

5

6

7

8

9

1

I

N

F

T

P

V

P

A

D

C

D

B

4

5

6

7

/

P

O

R

W

M

0

/

T

C

1

2

1

8

7

6

5

4

3

2

1

0

9

8

7

6

5

P

A

2

/

T

C

0

S

C

2

1

P

A

3

/

1

2

3

4

5

6

7

8

9

1

I

N

T

2

1

4

3

2

1

0

9

8

7

6

5

4

3

P

V

P

A

D

C

B

/

4

5

6

7

P

W

M

0

/

T

C

1

P

A

1

/

P

D

P

A

2

/

T

C

0

/

O

R

S

C

2

1

P

A

0

E

S

P

A

1

/

P

F

D

V

S

D

5

4

3

2

3

2

P

A

0

E

S

P

C

D

6

7

0

1

0

1

/

X

P

T

W

1

2

V

S

D

5

4

3

2

P

C

6

7

0

1

/

X

P

T

W

1

2

M

1

M

1

0

1

2

3

4

P

B

0

1

2

/

S

C

O

0

1

2

M

0

1

2

5

4

3

/

[

I

T

P

N

T

]

P

B

0

1

2

/

S

C

O

M

0

1

5

4

3

/

[

I

T

P

N

T

]

C

0

]

C

0

]

F

D

]

/

S

C

O

M

3

O

M

2

C

O

F

M

D

3

]

/

S

H

T

4

8

R

0

6

2

H

T

4

8

R

0

6

2

4

S

K

D

I

P

-

A

/

S

O

P

-

A

/

S

O

P

-

A

2

8

S

K

D

I

P

-

A

/

S

O

P

-

A

/

S

O

P

3

4

5

4

6

4

7

4

8

9

0

1

2

3

4

3

4

5

4

6

4

7

4

8

9

0

1

2

3

4

P

C

7

0

1

2

3

4

5

6

7

8

9

1

3

2

3

2

1

0

9

8

7

6

5

4

3

1

2

3

4

5

6

7

8

9

1

3

2

3

2

1

0

9

8

7

6

5

4

3

P

C

D

F

5

4

3

2

7

6

5

4

3

2

/

X

P

T

W

1

P

C

7

0

1

0

1

2

3

4

5

6

7

P

C

D

F

5

4

3

2

7

6

5

4

3

2

/

X

P

T

W

1

2

M

1

M

1

2

P

E

0

1

2

3

4

5

6

7

P

E

W

M

H

T

4

8

R

0

6

2

H

T

4

8

R

0

6

7

4

L

Q

F

P

-

A

4

L

Q

F

P

-

A

0

/

T

C

2

1

2

1

3

1

4

1

5

1

6

1

7

1

8

1

9

2

0

2

1

2

1

2

1

3

1

4

1

5

1

6

1

7

1

8

1

9

2

0

2

1

2

P

A

3

/

1

2

3

4

5

6

7

8

9

1

I

N

F

T

P

V

P

A

D

C

D

B

4

5

6

7

/

P

O

R

W

M

0

/

T

C

1

2

1

8

7

6

5

4

3

2

1

0

9

8

7

6

5

P

A

2

/

T

C

0

S

C

2

1

P

A

3

/

1

2

3

4

5

6

7

8

9

1

I

N

T

2

1

4

3

2

1

0

9

8

7

6

5

4

3

P

V

P

A

D

C

B

4

5

6

7

/

P

O

R

W

M

0

/

T

C

1

P

A

1

/

P

D

P

A

2

/

T

C

0

S

C

2

1

P

A

0

E

S

P

A

1

/

P

F

D

V

S

D

5

4

3

2

3

2

P

A

0

E

S

P

C

D

6

7

0

1

0

1

/

X

P

T

W

1

2

V

S

D

5

4

3

2

P

C

6

7

0

1

/

X

P

T

W

1

2

M

1

2

W

M

1

2

0

1

2

3

4

W

/

T

C

2

P

B

0

1

2

/

S

C

O

0

1

2

M

0

1

2

5

4

3

/

[

I

T

P

N

T

]

P

B

0

1

2

/

S

C

O

M

0

1

2

5

4

3

/

[

I

T

N

T

]

C

0

]

C

0

]

F

D

]

/

S

C

O

M

3

/

[

P

F

D

]

/

S

C

O

M

3

H

T

4

8

R

0

6

7

H

T

4

8

R

0

6

7

2

4

S

K

D

I

P

-

A

/

S

O

P

-

A

/

S

O

P

-

A

2

8

S

K

D

I

P

-

A

/

S

O

P

-

A

/

S

O

P

Note: Bracketed pin names indicate non-default pinout remapping locations.

Rev. 1.40

4

October 23, 2012

HT48R063/064/065/066/0662/067

Pin Description

HT48R063

Pin Name Function

OPT

I/T

ST

¾

O/T

Description

PAPU

PAWK

PA0

CMOS General purpose I/O. Register enabled pull-up and wake-up.

CMOS PFD output

PA0/PFD

PFD

CTRL0

PAPU

PAWK

PA1

ST

¾

CMOS General purpose I/O. Register enabled pull-up and wake-up.

CMOS Complementary PFD output

PA1/PFD

PFD

CTRL0

PAPU

PAWK

PA2

ST

CMOS General purpose I/O. Register enabled pull-up and wake-up.

PA2/TC0

TC0

External Timer 0 clock input

CMOS General purpose I/O. Register enabled pull-up and wake-up.

External interrupt input

¾

PAPU

PAWK

PA3

PA3/INT

INT

¾

PAPU

PAWK

PA4

CMOS General purpose I/O. Register enabled pull-up and wake-up.

PAPU

PAWK

PA5

OSC2

PA6

ST

¾

CMOS General purpose I/O. Register enabled pull-up and wake-up.

OSC Oscillator pin

PA5/OSC2

CO

PAPU

PAWK

ST

CMOS General purpose I/O. Register enabled pull-up and wake-up.

PA6/OSC1

PA7/RES

OSC1

PA7

CO

PAWK

CO

OSC

ST

Oscillator pin

NMOS General purpose I/O. Register enabled wake-up.

Reset input

CMOS General purpose I/O. Register enabled pull-up.

¾

RES

PBn

ST

¾

PB0~PB5

VDD

PBPU

¾

ST

VDD

VSS

PWR

Power supply

Ground

¾

VSS

¾

Note: I/T: Input type; O/T: Output type

OPT: Optional by configuration option (CO) or register option

PWR: Power; CO: Configuration option

ST: Schmitt Trigger input; CMOS: CMOS output

HXT: High frequency crystal oscillator

LXT: Low frequency crystal oscillator

Rev. 1.40

5

October 23, 2012

HT48R063/064/065/066/0662/067

HT48R064

Pin Name

Function

PA0

OPT

I/T

ST

¾

O/T

Description

PAPU

PAWK

CMOS General purpose I/O. Register enabled pull-up and wake-up.

CMOS PFD output

PA0/PFD

PA1/PFD

PA2/TC0

PFD

PA1

CTRL0

PAPU

PAWK

ST

¾

CMOS General purpose I/O. Register enabled pull-up and wake-up.

CMOS Complementary PFD output

PFD

PA2

CTRL0

PAPU

PAWK

ST

CMOS General purpose I/O. Register enabled pull-up and wake-up.

TC0

External Timer 0 clock input

CMOS General purpose I/O. Register enabled pull-up and wake-up.

External interrupt input

¾

PAPU

PAWK

PA3

PA3/INT

PA4

INT

¾

PAPU

PAWK

PA4

CMOS General purpose I/O. Register enabled pull-up and wake-up.

PAPU

PAWK

PA5

OSC2

PA6

ST

¾

CMOS General purpose I/O. Register enabled pull-up and wake-up.

OSC Oscillator pin

PA5/OSC2

CO

PAPU

PAWK

ST

CMOS General purpose I/O. Register enabled pull-up and wake-up.

PA6/OSC1

OSC1

PA7

CO

PAWK

CO

OSC

ST

Oscillator pin

NMOS General purpose I/O. Register enabled wake-up.

Reset input

¾

PA7/RES

RES

PB0

ST

¾

PBPU

ST

CMOS General purpose I/O. Register enabled pull-up.

SCOM Software controlled 1/2 bias LCD COM

CMOS General purpose I/O. Register enabled pull-up.

SCOM Software controlled 1/2 bias LCD COM

CMOS General purpose I/O. Register enabled pull-up.

SCOM Software controlled 1/2 bias LCD COM

CMOS General purpose I/O. Register enabled pull-up.

SCOM Software controlled 1/2 bias LCD COM

CMOS General purpose I/O. Register enabled pull-up.

PB0/SCOM0

PB1/SCOM1

PB2/SCOM2

PB3/SCOM3

SCOM0 SCOMC

PB1 PBPU

SCOM1 SCOMC

PB2 PBPU

SCOM2 SCOMC

PB3 PBPU

¾

ST

¾

ST

¾

ST

SCOM3 SCOMC

PB4, PB5 PBPU

¾

PB4, PB5

PC0~PC7

VDD

ST

PCn

VDD

VSS

PCPU

¾

ST

PWR

Power supply

Ground

¾

VSS

¾

Note: I/T: Input type; O/T: Output type

OPT: Optional by configuration option (CO) or register option

PWR: Power; CO: Configuration option

ST: Schmitt Trigger input; CMOS: CMOS output

SCOM: Software controlled LCD COM

HXT: High frequency crystal oscillator

LXT: Low frequency crystal oscillator

Rev. 1.40

6

October 23, 2012

HT48R063/064/065/066/0662/067

HT48R065, HT48R066

Pin Name

Function

OPT

I/T

ST

¾

O/T

Description

PAPU

PAWK

PA0

PFD

PA1

PFD

PA2

TC0

PA3

INT

CMOS General purpose I/O. Register enabled pull-up and wake-up.

CMOS PFD output

PA0/PFD

CTRL0

PAPU

PAWK

ST

¾

CMOS General purpose I/O. Register enabled pull-up and wake-up.

CMOS Complementary PFD output

PA1/PFD

PA2/TC0

PA3/INT

CTRL0

PAPU

PAWK

ST

¾

CMOS General purpose I/O. Register enabled pull-up and wake-up.

External Timer 0 clock input

CMOS General purpose I/O. Register enabled pull-up and wake-up.

External interrupt input

CMOS General purpose I/O. Register enabled pull-up and wake-up.

External Timer 1 clock input - HT48R065 doesn¢t have TC1

¾

PAPU

PAWK

¾

PAPU

PAWK

PA4

TC1

PA5

OSC2

PA6

PA4/TC1

PA5/OSC2

PA6/OSC1

¾

PAPU

PAWK

CMOS General purpose I/O. Register enabled pull-up and wake-up.

OSC Oscillator pin

CO

PAPU

PAWK

ST

CMOS General purpose I/O. Register enabled pull-up and wake-up.

OSC1

PA7

CO

PAWK

CO

OSC

ST

¾

Oscillator pin

NMOS General purpose I/O. Register enabled wake-up.

Reset input

¾

PA7/RES

RES

PB0

¾

PBPU

CMOS General purpose I/O. Register enabled pull-up.

SCOM Software controlled 1/2 bias LCD COM

PB0/SCOM0

PB1/SCOM1

PB2/SCOM2

PB3/SCOM3

SCOM0 SCOMC

PB1 PBPU

SCOM1 SCOMC

PB2 PBPU

SCOM2 SCOMC

PB3 PBPU

SCOM3 SCOMC

ST

¾

CMOS General purpose I/O. Register enabled pull-up.

SCOM Software controlled 1/2 bias LCD COM

ST

¾

CMOS General purpose I/O. Register enabled pull-up.

SCOM Software controlled 1/2 bias LCD COM

ST

¾

CMOS General purpose I/O. Register enabled pull-up.

SCOM Software controlled 1/2 bias LCD COM

PB4, PB5

PC0~PC7

PD0~PD3

VDD

PBn

PCn

PDn

VDD

VSS

PBPU

PCPU

PDPU

¾

ST

PWR

CMOS General purpose I/O. Register enabled pull-up.

Power supply

Ground

¾

VSS

¾

Note: I/T: Input type; O/T: Output type

OPT: Optional by configuration option (CO) or register option

PWR: Power; CO: Configuration option

ST: Schmitt Trigger input; CMOS: CMOS output

SCOM: Software controlled LCD COM

HXT: High frequency crystal oscillator

LXT: Low frequency crystal oscillator

Rev. 1.40

7

October 23, 2012

HT48R063/064/065/066/0662/067

HT48R0662, HT48R067

Pin Name Function OPT

I/T

O/T

Description

PAPU

PAWK

PA0

ST CMOS General purpose I/O. Register enabled pull-up and wake-up.

PAPU

PAWK

PA1

PFD

PA2

TC0

PA3

INT

PA1/PFD

PA2/TC0

PA3/INT

CTRL0

CMOS PFD output

ST CMOS General purpose I/O. Register enabled pull-up and wake-up.

ST External Timer 0 clock input

ST CMOS General purpose I/O. Register enabled pull-up and wake-up.

ST External interrupt input

ST CMOS General purpose I/O. Register enabled pull-up and wake-up.

¾

PAPU

PAWK

¾

PAPU

PAWK

¾

PAPU

PAWK

PA4

TC1

PA4/TC1/PWM0

ST

External Timer 1 clock input

CMOS PWM output

¾

PWM0 CTRL0

¾

PAPU

PA5

ST CMOS General purpose I/O. Register enabled pull-up and wake-up.

OSC Oscillator pin

ST CMOS General purpose I/O. Register enabled pull-up and wake-up.

OSC Oscillator pin

PAWK

PA5/OSC2

PA6/OSC1

OSC2

PA6

CO

¾

PAPU

PAWK

OSC1

PA7

CO

¾

PAWK ST NMOS General purpose I/O. Register enabled wake-up.

CO ST Reset input

PBPU ST CMOS General purpose I/O. Register enabled pull-up.

SCOM Software controlled 1/2 bias LCD COM

PBPU ST CMOS General purpose I/O. Register enabled pull-up.

SCOM1 SCOMC SCOM Software controlled 1/2 bias LCD COM

PB2 PBPU ST CMOS General purpose I/O. Register enabled pull-up.

SCOM2 SCOMC SCOM Software controlled 1/2 bias LCD COM

PBPU ST CMOS General purpose I/O. Register enabled pull-up.

PA7/RES

RES

PB0

¾

PB0/SCOM0

PB1/SCOM1

PB2/SCOM2

SCOM0 SCOMC

PB1

¾

PB3

PFD

CTRL0

CMOS PFD output

PB3/[PFD]/SCOM3

PB4/[TC0]

¾

SCOM3 SCOMC

SCOM Software controlled 1/2 bias LCD COM

PBn

TC0

PBn

INT

PBPU ST CMOS General purpose I/O. Register enabled pull-up.

CTRL0 ST External Timer 0 clock input

PBPU ST CMOS General purpose I/O. Register enabled pull-up.

CTRL0 ST External interrupt input

¾

PB5/[INT]

PB6~PB7

¾

PBn

PBPU ST CMOS General purpose I/O. Register enabled pull-up.

PCPU ST CMOS General purpose I/O. Register enabled pull-up.

PC0, PC1

PC6~PC7

PCn

PC2/PWM2

PWM2 CTRL2

CMOS

PWM output - HT48R0662 doesn¢t have PWM2

¾

Rev. 1.40

8

October 23, 2012

HT48R063/064/065/066/0662/067

Pin Name

PC3/PWM1

Function OPT

PCn

I/T

O/T

Description

PCPU ST CMOS General purpose I/O. Register enabled pull-up.

PWM1 CTRL1

CMOS PWM output

PCPU ST CMOS General purpose I/O. Register enabled pull-up.

CO LXT Low frequency crystal pin

PCPU ST CMOS General purpose I/O. Register enabled pull-up.

CO LXT Low frequency crystal pin

¾

PCn

XT2

PCn

XT1

PC4/XT2

PC5/XT1

¾

PD0, PD1

PD3~PD7

PDn

PDPU ST CMOS General purpose I/O. Register enabled pull-up.

PDn

TC2

PEn

PFn

VDD

VSS

PD2/TC2

ST

¾

External Timer 2 clock input - HT48R0662 doesn¢t have TC2

PE0~PE7

PF0, PF1

VDD

PEPU ST CMOS General purpose I/O. Register enabled pull-up.

PFPU ST CMOS General purpose I/O. Register enabled pull-up.

PWR

Power supply

Ground

¾

VSS

Note: I/T: Input type; O/T: Output type

OPT: Optional by configuration option (CO) or register option

PWR: Power; CO: Configuration option

ST: Schmitt Trigger input; CMOS: CMOS output

SCOM: Software controlled LCD COM

HXT: High frequency crystal oscillator

LXT: Low frequency crystal oscillator

Absolute Maximum Ratings

Supply Voltage...........................V_SS-0.3V to V_SS+6.0V

Input Voltage..............................V_SS-0.3V to V_DD+0.3V

Storage Temperature............................-50°C to 125°C

Operating Temperature...........................-40°C to 85°C

I

_OLTotal ..............................................................100mA

I

_OHTotal............................................................-100mA

Total Power Dissipation .....................................500mW

Note: These are stress ratings only. Stresses exceeding the range specified under ²Absolute Maximum Ratings² may

cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed

in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Rev. 1.40

9

October 23, 2012

HT48R063/064/065/066/0662/067

D.C. Characteristics

Ta=25°C

Test Conditions

Conditions

Symbol

Parameter

Min.

Typ.

Max.

Unit

V_DD

f_SYS=4MHz

2.2

3.0

4.5

¾

5.5

1.2

2.25

2.1

4.2

V

¾

V_DD

f_SYS=8MHz

Operating Voltage

V

¾

f_SYS=12MHz

V

¾

3V

5V

3V

5V

0.8

1.5

1.4

2.8

mA

Operating Current

(HXT, HIRC, ERC)

I_DD1

No load, f_SYS=4MHz

¾

Operating Current

(HXT, HIRC, ERC)

I_DD2

No load, f_SYS=8MHz

No load, f_SYS=12MHz

¾

Operating Current

(HXT, HIRC, ERC)

I_DD3

5V

4

6

mA

¾

No load, f_SYS=32768Hz

(LXT on OSC1/OSC2,

LVR disabled, LXTLP=1)

5

12

5

10

24

10

3V

5V

3V

¾

mA

Operating Current

(HIRC + LXT, Slow Mode,

LXTLP=1)

I_DD4

No load, f_SYS=32768Hz

(LXT on XT1/XT2,

5V

3V

5V

3V

5V

3V

5V

3V

5V

10

20

5

¾

mA

LVR disabled, LXTLP=1)

¾

Standby Current

I_STB1

No load, system HALT

(LIRC On, LXT Off)

10

1

Standby Current

I_STB2

(LIRC Off, LXT Off)

2

5

No load, system HALT

(LXT on OSC1/OSC2)

10

3

Standby Current

I_STB3

(LIRC Off, LXT On, LXTLP=1)

No load, system HALT

(LXT on XT1/XT2)

5

Input Low Voltage for I/O,

TCn and INT

V_IL1

0.3V_DD

V_DD

0

V

¾

Input High Voltage for I/O,

TCn and INT

V_IH1

0.7V_DD

V_IL2

0.4V_DD

V_DD

4.42

3.32

2.22

¾

Input Low Voltage (RES)

Input High Voltage (RES)

Low Voltage Reset 1

Low Voltage Reset 2

Low Voltage Reset 3

0

0.9V_DD

3.98

2.98

1.98

4

V

¾

V_IH2

V_LVR1

V_LVR2

V_LVR3

VLVR = 4.2V

VLVR = 3.15V

VLVR = 2.1V

4.2

3.15

2.1

8

V

¾

V

¾

V

¾

3V

5V

3V

5V

3V

5V

mA

kW

I/O Port Sink Current

(PA, PB, PC)

I_OL1

V_OL=0.1V_DD

V_OH=0.9V_DD

10

20

-4

-10

3

¾

-2

¾

I_OH

I/O Port Source Current

PA7 Sink Current

-5

¾

I_OL2

R_PH

V_OL=0.1V_DD

2

¾

20

60

30

100

50

¾

Pull-high Resistance

10

Rev. 1.40

10

October 23, 2012

HT48R063/064/065/066/0662/067

Test Conditions

Conditions

Symbol

Parameter

Min.

Typ.

Max.

Unit

V_DD

SCOMC, ISEL[1:0]=00

SCOMC, ISEL[1:0]=01

SCOMC, ISEL[1:0]=10

SCOMC, ISEL[1:0]=11

17.5

35

25.0

50

32.5

65

mA

I_SCOM

SCOM Operating Current

5V

70

100

200

130

260

mA

140

mA

V_SCOM

V_DD/2 Voltage for LCD COM

5V No load

0.475 0.500 0.525

V_DD

Note: The standby current (I_STB1~I_STB3) and I_DD4are measured with all I/O pins in input mode and tied to V_DD

.

A.C. Characteristics

Ta=25°C

Unit

Test Conditions

Conditions

2.2V~5.5V

Symbol

Parameter

Min.

Typ.

Max.

V_DD

32

4000

8000

12000

+2%

+5%

kHz

¾

4

f_SYS

System Clock

3.0V~5.5V

32

¾

4.5V~5.5V

32

kHz

3V/5V

5V

MHz

Ta=25°C

-2%

-5%

8

Ta=25°C

12

4

Ta=25°C

3V/5V

5V

Ta=0~70°C

8

12

2.2V~

3.6V

4

+8%

MHz

Ta=0~70°C

-8%

3.0V~

5.5V

Ta=0~70°C

System Clock

(HIRC)

f_HIRC

3.0V~

5.5V

8

+8%

Ta=0~70°C

-8%

4.5V~

5.5V

12

4

+8%

Ta=0~70°C

-8%

2.2V~

3.6V

+12%

Ta= -40°C~85°C

-12%

3.0V~

5.5V

4

3.0V~

5.5V

8

4.5V~

5.5V

12

5V

4

+2%

+5%

MHz

Ta=25°C, R=120kW *

-2%

-5%

Ta=0~70°C, R=120kW *

Ta= -40°C~85°C,

R=120kW *

f_ERC

System Clock (ERC)

5V

4

+7%

MHz

-7%

2.2V~ Ta= -40°C~85°C,

+11%

-11%

5.5V

R=120kW *

Rev. 1.40

11

October 23, 2012

HT48R063/064/065/066/0662/067

Ta=25°C

Test Conditions

Conditions

¾

Symbol

Parameter

Min.

Typ.

Max.

Unit

V_DD

f_LXT

System Clock (LXT)

32768

¾

Hz

¾

0

¾

4000

8000

12000

15

2.2V~5.5V

3.0V~5.5V

4.5V~5.5V

kHz

Timer Input Frequency

(TCn)

f_TIMER

0

¾

0

¾

3V

5V

¾

5

10

¾

f_LIRC

LIRC Oscillator

6.5

1

13

19.5

¾

t_RES

External Reset Low Pulse Width

¾

ms

t_SYS

For HXT/LXT

1024

2

¾

1

¾

t_SST

System Start-up time Period

¾

For ERC/IRC

(By configuration option)

1024

¾

t_INT

Interrupt Pulse Width

¾

ms

t_LVR

Low Voltage Width to Reset

0.25

¾

1

2

RESTD Reset Delay Time

100

¾

Note: 1. t_SYS=1/f_SYS

2. *For f_ERC, as the resistor tolerance will influence the frequency a precision resistor is recommended.

3. For the HT48R064 device, the f_ERCparameter is not applicable.

4. For the HT48R064 device, the HIRC support 4MHz only and f_HIRCparameter of (5V, 3.0V~5.5V) is

applicable.

5. To maintain the accuracy of the internal HIRC oscillator frequency, a 0.1mF decoupling capacitor should

be connected between VDD and VSS and located as close to the device as possible.

Power-on Reset Characteristics

Test Conditions

Symbol

Parameter

Min.

Typ.

Max.

Unit

V_DD

Conditions

VDD Start Voltage to Ensure

Power-on Reset

V_POR

RR_VDD

t_POR

100

¾

mV

V/ms

ms

¾

0.035

1

¾

VDD raising rate to Ensure

Power-on Reset

¾

Minimum Time for VDD Stays at

¾

V

_PORto Ensure Power-on Reset

V

D

t

P

O

R

V

R

D

V

P

O

R

T

i

m

Rev. 1.40

12

October 23, 2012

HT48R063/064/065/066/0662/067

Characteristic Curve

V_OLvs. I_OL1Over Temperature (V_DD=3.0V)

IOL1 (3V)

0.6

0.5

0.4

0.3

0.2

0.1

0

85

25

-40

2.5

5

7.5

10

12.5

15

17.5

20

22.5

25

I^OL(mA)

V

_OLvs. I_OL1Over Temperature (V_DD=5.0V)

IOL1 (5V)

0.45

0.40

0.35

0.30

0.25

0.20

0.15

0.10

0.05

0.00

85

25

-40

2.5

5

7.5

10

12.5

15

17.5

20

22.5

25

I^OL(mA)

Rev. 1.40

13

October 23, 2012

HT48R063/064/065/066/0662/067

V_OHvs. I_OHOver Temperature (V_DD=3.0V)

IOH (3V)

3.25

3.00

2.75

2.50

2.25

2.00

1.75

1.50

-40

25

85

-2.5 -5.0 -7.5 -10.0 -12.5 -15.0 -17.5 -20.0 -22.5 -25.0

I^OH(mA)

V_OHvs. I_OHOver Temperature (V_DD=5.0V)

IOH (5V)

5.00

4.90

4.80

4.70

4.60

4.50

4.40

4.30

4.20

4.10

4.00

-40

25

85

-2.5 -5.0 -7.5 -10.0 -12.5 -15.0 -17.5 -20.0 -22.5 -25.0

I^OH(mA)

Rev. 1.40

14

October 23, 2012

HT48R063/064/065/066/0662/067

System Architecture

A key factor in the high-performance features of the

Holtek range of microcontrollers is attributed to the inter-

nal system architecture. The range of devices take ad-

vantage of the usual features found within RISC

microcontrollers providing increased speed of operation

and enhanced performance. The pipelining scheme is

implemented in such a way that instruction fetching and

instruction execution are overlapped, hence instructions

are effectively executed in one cycle, with the exception

of branch or call instructions. An 8-bit wide ALU is used

in practically all operations of the instruction set. It car-

ries out arithmetic operations, logic operations, rotation,

increment, decrement, branch decisions, etc. The inter-

nal data path is simplified by moving data through the

Accumulator and the ALU. Certain internal registers are

implemented in the Data Memory and can be directly or

indirectly addressed. The simple addressing methods of

these registers along with additional architectural fea-

tures ensure that a minimum of external components is

required to provide a functional control system with

maximum reliability and flexibility.

Program Counter is incremented at the beginning of the

T1 clock during which time a new instruction is fetched.

The remaining T2~T4 clocks carry out the decoding and

execution functions. In this way, one T1~T4 clock cycle

forms one instruction cycle. Although the fetching and

execution of instructions takes place in consecutive in-

struction cycles, the pipelining structure of the

microcontroller ensures that instructions are effectively

executed in one instruction cycle. The exception to this

are instructions where the contents of the Program

Counter are changed, such as subroutine calls or

jumps, in which case the instruction will take one more

instruction cycle to execute.

For instructions involving branches, such as jump or call

instructions, two instruction cycles are required to com-

plete instruction execution. An extra cycle is required as

the program takes one cycle to first obtain the actual

jump or call address and then another cycle to actually

execute the branch. The requirement for this extra cycle

should be taken into account by programmers in timing

sensitive applications

Clocking and Pipelining

The main system clock, derived from either a Crys-

tal/Resonator or RC oscillator is subdivided into four in-

ternally generated non-overlapping clocks, T1~T4. The

O

s

c

i

l

a

t

o

r

C

l

o

c

k

(

S

y

s

t

e

m

C

l

o

c

k

)

P

h

a

l

o

c

k

T

1

P

h

a

s

e

C

l

o

c

k

T

2

3

4

P

r

o

g

r

a

m

C

o

u

n

t

e

r

P

C

P

C

+

1

P

C

+

2

F

e

t

c

h

I

n

s

t

.

(

P

C

)

P

i

p

e

l

i

n

i

n

g

E

x

e

c

u

t

e

I

n

s

t

.

(

P

C

-

1

)

t .

F

e

t

c

h

I

n

s

(

P

C

+

1

)

E

x

e

c

u

t

e

I

n

s

t

.

(

P

C

)

n

F

e

t

c

h

I

s

t

.

(

P

C

+

2

)

E

x

e

c

u

t

e

I

n

s

t

.

(

P

C

+

1

System Clocking and Pipelining

F

e

t

c h

]

I

n

s

t

.

1

E

x

e

c

u

t

e

I

n

s

t

.

1

2

3

4

5

6

M

C

:

N

O

V

A

,

[

E

1

2

H

F

e

t

c

h

E

I

x

n

e

s

c

t

u

.

t

2

e

I

n

s

t

.

3

2

A

P

L

D

L

A

Y

F

e

t

c

h

F

I

l

n

u

s

t

h

.

P

i

p

e

l

i

n

e

[

1

2

H

]

F

e

t

c

h

E

I

x

n

e

s

c

t

u

.

t

6

e

I

n

F

e

t

c

h

I

n

s

t

D

E

L

A

Y

O

:

P

Instruction Fetching

Rev. 1.40

15

October 23, 2012

HT48R063/064/065/066/0662/067

Program Counter

neither readable nor writeable. At a subroutine call or in-

terrupt acknowledge signal, the contents of the Program

Counter are pushed onto the stack. At the end of a sub-

routine or an interrupt routine, signaled by a return in-

struction, RET or RETI, the Program Counter is restored

to its previous value from the stack. After a device reset,

the Stack Pointer will point to the top of the stack.

During program execution, the Program Counter is used

to keep track of the address of the next instruction to be

executed. It is automatically incremented by one each

time an instruction is executed except for instructions,

such as ²JMP² or ²CALL² that demand a jump to a

non-consecutive Program Memory address. Note that

the Program Counter width varies with the Program

Memory capacity depending upon which device is se-

lected. However, it must be noted that only the lower 8

bits, known as the Program Counter Low Register, are

directly addressable by user.

P

r

o

g

r

a

m

T

o

p

o

f

S

t

a

c

k

L

e

v

e

l

1

2

3

S

t

a

c

k

When executing instructions requiring jumps to

non-consecutive addresses such as a jump instruction,

a subroutine call, interrupt or reset, etc., the

microcontroller manages program control by loading the

required address into the Program Counter. For condi-

tional skip instructions, once the condition has been

met, the next instruction, which has already been

fetched during the present instruction execution, is dis-

carded and a dummy cycle takes its place while the cor-

rect instruction is obtained.

P

r

o

g

r

a

P

o

i

n

t

e

r

M

e

m

o

r

B

o

t

o

m

o

S

f

t

a

S

c

t

k

a

c

L

k

e

v

e

l

8

Device

Stack Levels

HT48R063

2

HT48R064

HT48R065

HT48R066

4

Program Counter

HT48R0662

HT48R067

6

8

Device

Program Counter

PCL Register

High Byte

HT48R063

PC9,PC8

If the stack is full and an enabled interrupt takes place,

the interrupt request flag will be recorded but the ac-

knowledge signal will be inhibited. When the Stack

Pointer is decremented, by RET or RETI, the interrupt

will be serviced. This feature prevents stack overflow al-

lowing the programmer to use the structure more easily.

However, when the stack is full, a CALL subroutine in-

struction can still be executed which will result in a stack

overflow. Precautions should be taken to avoid such

cases which might cause unpredictable program

branching.

HT48R064

HT48R065

PC10~PC8

PC11~PC8

PC12~PC8

PCL7~PCL0

HT48R066

HT48R0662

HT48R067

The lower byte of the Program Counter, known as the

Program Counter Low register or PCL, is available for

program control and is a readable and writeable regis-

ter. By transferring data directly into this register, a short

program jump can be executed directly, however, as

only this low byte is available for manipulation, the

jumps are limited to the present page of memory, that is

256 locations. When such program jumps are executed

it should also be noted that a dummy cycle will be in-

serted.

Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the

microcontroller that carries out arithmetic and logic op-

erations of the instruction set. Connected to the main

microcontroller data bus, the ALU receives related in-

struction codes and performs the required arithmetic or

logical operations after which the result will be placed in

the specified register. As these ALU calculation or oper-

ations may result in carry, borrow or other status

changes, the status register will be correspondingly up-

dated to reflect these changes. The ALU supports the

following functions:

The lower byte of the Program Counter is fully accessi-

ble under program control. Manipulating the PCL might

cause program branching, so an extra cycle is needed

to pre-fetch. Further information on the PCL register can

be found in the Special Function Register section.

Stack

·

Arithmetic operations: ADD, ADDM, ADC, ADCM,

SUB, SUBM, SBC, SBCM, DAA

This is a special part of the memory which is used to

save the contents of the Program Counter only. The

stack is neither part of the Data or Program Memory

space, and is neither readable nor writeable. The acti-

vated level is indexed by the Stack Pointer, SP, and is

·

Logic operations: AND, OR, XOR, ANDM, ORM,

XORM, CPL, CPLA

Rev. 1.40

16

October 23, 2012

HT48R063/064/065/066/0662/067

·

Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA,

RLC

Special Vectors

Within the Program Memory, certain locations are re-

served for special usage such as reset and interrupts.

·

Increment and Decrement INCA, INC, DECA, DEC

Branch decision, JMP, SZ, SZA, SNZ, SIZ, SDZ,

SIZA, SDZA, CALL, RET, RETI

·

Reset Vector

This vector is reserved for use by the device reset for

program initialisation. After a device reset is initiated, the

program will jump to this location and begin execution.

Program Memory

The Program Memory is the location where the user

code or program is stored. The device is supplied with

One-Time Programmable, OTP, memory where users

can program their application code into the device. By

using the appropriate programming tools, OTP devices

offer users the flexibility to freely develop their applica-

tions which may be useful during debug or for products

requiring frequent upgrades or program changes.

External interrupt vector

This vector is used by the external interrupt. If the ex-

ternal interrupt pin on the device receives an edge

transition, the program will jump to this location and

begin execution if the external interrupt is enabled and

the stack is not full. The external interrupt active edge

transition type, whether high to low, low to high or both

is specified in the CTRL1 register.

·

Timer/Event 0/1/2 counter interrupt vector

Structure

This internal vector is used by the Timer/Event Coun-

ters. If a Timer/Event Counter overflow occurs, the

program will jump to its respective location and begin

execution if the associated Timer/Event Counter inter-

rupt is enabled and the stack is not full.

The Program Memory has a capacity of 1K´14 to

8K´16. The Program Memory is addressed by the Pro-

gram Counter and also contains data, table information

and interrupt entries. Table data, which can be setup in

any location within the Program Memory, is addressed

by separate table pointer registers.

Time base interrupt vector

This internal vector is used by the internal Time Base.

If a Time Base overflow occurs, the program will jump

to this location and begin execution if the Time Base

counter interrupt is enabled and the stack is not full.

Device

HT48R063

Capacity

1K´14

2K´15

4K´15

8K´16

HT48R064

HT48R065

HT48R066

HT48R0662

HT48R067

H

T

4

8

R

0

6

3

H

T

4

8

R

0

6

4

H

T

4

8

R

0

6

5

H

T

4

8

R

0

6

2

H

T

4

0

4

8

H

R

e

s

e

t

R

e

s

e

t

R

e

s

e

t

R

e

s

e

t

R

e

s

e

t

E

x

t

e

r

E

n

x

a

t

l

e

r

E

n

x

a

t

l

e

r

E

n

x

a

t

l

e

r

E

n

x

a

t

l

e

r

n

a

l

I

n

t

e

r

I

u

p

e

t

r

I

u

n

p

t

e

t

r

I

u

p

e

t

r

I

u

n

p

t

e

t

r

u

p

t

T

i

m

e

r

T

i

0

m

e

r

T

i

0

m

e

r

T

i

0

m

e

r

T

i

0

m

e

r

0

T

i

m

e

r

1

i m

p

T

H

i

m

e

T

B

i

a

m

s

e

B

a

s

T

e

r

1

T

i

m

e

r

1

2

0

C

I

n

t

e

r

u

t

e

I

n

t

r

u

p

t

I

n

t

e

r

u

p

t

T

i

m

e

B

a

s

e

1

0

4

8

H

I

n

t

e

r

t

T

i

m

e

B

a

s

e

I

e

r

u

p

t

T

i

m

e

B

a

s

e

I

n

t

e

r

u

p

t

1

H

4

b

i

t

s

3

F

1

5

b

i

t

s

7

F

H

1

H

5

b

i

t

s

1

5

b

i

t

s

F

1 6

H

b

i

t

s

1

F

Program Memory Structure

Rev. 1.40

17

October 23, 2012

HT48R063/064/065/066/0662/067

Look-up Table

Table Program Example

Any location within the Program Memory can be defined

as a look-up table where programmers can store fixed

data. To use the look-up table, the table pointer must

first be setup by placing the lower order address of the

look up data to be retrieved in the table pointer register,

TBLP. This register defines the lower 8-bit address of

the look-up table.

The accompanying example shows how the table

pointer and table data is defined and retrieved from the

device. This example uses raw table data located in the

last page which is stored there using the ORG state-

ment. The value at this ORG statement is ²300H² which

refers to the start address of the last page within the 1K

Program Memory of the HT48R064 microcontrollers.

The table pointer is setup here to have an initial value of

²06H². This will ensure that the first data read from the

data table will be at the Program Memory address

²306H² or 6 locations after the start of the last page.

Note that the value for the table pointer is referenced to

the first address of the present page if the ²TABRDC

[m]² instruction is being used. The high byte of the table

data which in this case is equal to zero will be trans-

ferred to the TBLH register automatically when the

²TABRDL [m]² instruction is executed.

After setting up the table pointer, the table data can be

retrieved from the current Program Memory page or last

Program Memory page using the ²TABRDC[m]² or

²TABRDL [m]² instructions, respectively. When these in-

structions are executed, the lower order table byte from

the Program Memory will be transferred to the user de-

fined Data Memory register [m] as specified in the in-

struction. The higher order table data byte from the

Program Memory will be transferred to the TBLH special

register. Any unused bits in this transferred higher order

byte will be read as ²0².

Because the TBLH register is a read-only register and

cannot be restored, care should be taken to ensure its

protection if both the main routine and Interrupt Service

Routine use the table read instructions. If using the table

read instructions, the Interrupt Service Routines may

change the value of TBLH and subsequently cause er-

rors if used again by the main routine. As a rule it is rec-

ommended that simultaneous use of the table read

instructions should be avoided. However, in situations

where simultaneous use cannot be avoided, the inter-

rupts should be disabled prior to the execution of any

main routine table-read instructions. Note that all table

related instructions require two instruction cycles to

complete their operation.

The following diagram illustrates the addressing/data

flow of the look-up table:

L

p

P

a

s

t

p

a

g

e

o

r

e

s

e

n

t

p

a

g

e

C

x

~

P

C

8

P

r

o

g

r

a

m

M

e

m

P

C

H

i

g

h

B

y

t

e

D

a

t

a

1

4

~

r

1

6

b

i

t

s

T

B

L

P

R

e

g

i

s

t

e

U

s

e

r

S

e

R

e

g

i

s

t

e

r

T

B

L

H

R

e

g

i

s

t

H

i

g

h

B

y

t

L

e

o

w

B

y

Table Location Bits

Instruction

b12

PC12 PC11 PC10 PC9 PC8 @7

@7

b11

b10

b9

b8

b7

b6

@6

b5

@5

b4

@4

b3

@3

b2

@2

b1

@1

b0

@0

TABRDC [m]

TABRDL [m]

1

Table Location

Note: PC12~PC8: Current Program Counter bits

@7~@0: Table Pointer TBLP bits

For the HT48R063/HT48R064, the Table address location is 10 bits, i.e. from b9~b0.

For the HT48R065, the Table address location is 11 bits, i.e. from b10~b0.

For the HT48R066/HT48R0662, the Table address location is 12 bits, i.e. from b11~b0

For the HT48R067, the Table address location is 13 bits, i.e. from b12~b0

Rev. 1.40

18

October 23, 2012

HT48R063/064/065/066/0662/067

Table Read Program Example:

tempreg1 db

tempreg2 db

?

; temporary register #1

; temporary register #2

:

mov a,06h

; initialise table pointer - note that this address

; is referenced

mov tblp,a

; to the last page or present page

:

tabrdl

tempreg1

tempreg2

; transfers value in table referenced by table pointer

; to tempregl

; data at prog. memory address ²306H² transferred to

; tempreg1 and TBLH

dec tblp

tabrdl

; reduce value of table pointer by one

; transfers value in table referenced by table pointer

; to tempreg2

; data at prog.memory address ²305H² transferred to

; tempreg2 and TBLH

; in this example the data ²1AH² is transferred to

; tempreg1 and data ²0FH² to register tempreg2

; the value ²00H² will be transferred to the high byte

; register TBLH

:

org 300h

; sets initial address of last page

dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh

:

Data Memory

The Data Memory is a volatile area of 8-bit wide RAM

internal memory and is the location where temporary in-

formation is stored.

The two sections of Data Memory, the Special Purpose

and General Purpose Data Memory are located at con-

secutive locations. All are implemented in RAM and are 8

bits wide but the length of each memory section is dic-

tated by the type of microcontroller chosen. The start ad-

dress of the Data Memory for all devices is the address

²00H².

Structure

Divided into two sections, the first of these is an area of

RAM where special function registers are located. These

registers have fixed locations and are necessary for cor-

rect operation of the device. Many of these registers can

be read from and written to directly under program con-

trol, however, some remain protected from user manipu-

lation. The second area of Data Memory is reserved for

general purpose use. All locations within this area are

read and write accessible under program control.

All microcontroller programs require an area of

read/write memory where temporary data can be stored

and retrieved for use later. It is this area of RAM memory

that is known as General Purpose Data Memory. This

area of Data Memory is fully accessible by the user pro-

gram for both read and write operations. By using the

²SET [m].i² and ²CLR [m].i² instructions individual bits

can be set or reset under program control giving the

user a large range of flexibility for bit manipulation in the

Data Memory.

Device

Capacity

Banks

HT48R063

HT48R064

64´8

¾

For some devices, the Data Memory is subdivided into

two banks, which are selected using a Bank Pointer.

Only data in Bank 0 can be directly addressed, data in

Bank 1 must be indirectly addressed.

HT48R065

HT48R066

HT48R0662

HT48R067

96´8

128´8

224´8

384´8

¾

0, 1

Rev. 1.40

19

October 23, 2012

HT48R063/064/065/066/0662/067

H

T

4

8

R

0

6

3

Special Function Registers

H

T

4

8

R

0

6

4

H

T

8

R

0

6

5

4

H

T

8

R

0

6

To ensure successful operation of the microcontroller,

certain internal registers are implemented in the Data

Memory area. These registers ensure correct operation

of internal functions such as timers, interrupts, etc., as

well as external functions such as I/O data control. The

location of these registers within the Data Memory be-

gins at the address ²00H² and are mapped into both

Bank 0 and Bank 1. Any unused Data Memory locations

between these special function registers and the point

where the General Purpose Memory begins is reserved

and attempting to read data from these locations will re-

turn a value of ²00H².

0

1

H

I

A

R

0

I

A

R

0

I

A

R

0

S

P

R

p

u

e

r

c

M

P

0

M

P

0

M

P

0

p

e

g

i

3

F

H

4

0

6

4

b

y

t

e

s

7

F

H

9

6

b

y

t

e

s

1

2

8

e n

G

P

R

e

u

r

p

e

g

i

9

F

H

B

F

H

T

4

8

R

0

6

2

Indirect Addressing Registers - IAR0, IAR1

B

a

n

k

0

a

B

n

k

1

The Indirect Addressing Registers, IAR0 and IAR1, al-

though having their locations in normal RAM register

space, do not actually physically exist as normal regis-

ters. The method of indirect addressing for RAM data

manipulation uses these Indirect Addressing Registers

and Memory Pointers, in contrast to direct memory ad-

dressing, where the actual memory address is speci-

fied. Actions on the IAR0 and IAR1 registers will result in

no actual read or write operation to these registers but

rather to the memory location specified by their corre-

sponding Memory Pointer, MP0 or MP1. Acting as a

pair, IAR0 with MP0 and IAR1 with MP1 can together ac-

cess data from the Data Memory. As the Indirect Ad-

dressing Registers are not physically implemented,

reading the Indirect Addressing Registers indirectly will

return a result of ²00H² and writing to the registers indi-

rectly will result in no operation.

0

1

H

I

A

R

0

I

A

R

0

S

P

R

p

u

e

r

c

i

a

l

M

P

0

M

P

0

p

o

s

e

g

i

s

t

e

r

s

3

F

H

4

0

G

P

R

e

n

e

r

a

l

u

r

p

o

s

e

T

o

t

a

l

2

4

b

y

t

e

s

e

g

i

t

e

r

s

5

F

H

F

H

T

4

8

R

0

6

7

B

a

n

k

0

a

B

n

k

1

0

1

H

I

A

R

0

I

A

R

0

S

P

R

p

u

e

r

c

i

a

l

M

P

0

M

P

0

p

o

s

e

g

i

s

t

e

r

s

3

F

H

4

0

G

P

R

e

n

e

r

a

l

Memory Pointers - MP0, MP1

u

r

p

o

s

e

g

i

s

t

e

r

s

T

o

t

a

l

3

8

4

b

y

t

e

Two Memory Pointers, known as MP0 and MP1 are pro-

vided. These Memory Pointers are physically imple-

mented in the Data Memory and can be manipulated in

the same way as normal registers providing a conve-

nient way with which to indirectly address and track

data. MP0 can only be used to indirectly address data in

Bank 0 while MP1 can be used to address data in Bank

0 and Bank1. When any operation to the relevant Indi-

rect Addressing Registers is carried out, the actual ad-

dress that the microcontroller is directed to, is the

address specified by the related Memory Pointer. Note

that for the HT48R063 and HT48R064 devices, bit 7 of

the Memory Pointers is not required to address the full

memory space. When bit 7 of the Memory Pointers for

these devices is read, a value of ²1² will be returned.

Note that indirect addressing using MP1 and IAR1 must

be used to access any data in Bank 1. The following ex-

ample shows how to clear a section of four Data Memory

locations already defined as locations adres1 to adres4.

F

H

Data Memory Structure

Note: Most of the Data Memory bits can be directly

manipulated using the ²SET [m].i² and ²CLR

[m].i² with the exception of a few dedicated bits.

The Data Memory can also be accessed

through the memory pointer registers.

Special Purpose Data Memory

This area of Data Memory is where registers, necessary

for the correct operation of the microcontroller, are

stored. Most of the registers are both readable and

writeable but some are protected and are readable only,

the details of which are located under the relevant Spe-

cial Function Register section. Note that for locations

that are unused, any read instruction to these addresses

will return the value ²00H².

Rev. 1.40

20

October 23, 2012

HT48R063/064/065/066/0662/067

H

T

4

8

R

0

6

3

H

T

4

8

R

0

6

4

H

T

4

8

R

0

6

5

H

T

4

8

R

0

1

2

3

4

5

6

7

8

9

H

I

A

R

0

I

A

R

0

1

I

A

R

0

1

I

A

R

0

1

I

A

R

0

1

I

A

R

0

M

P

0

M

P

0

1

M

P

0

1

M

P

0

1

M

P

0

1

M

P

0

I

A

R

1

I

A

R

1

M

P

1

M

P

1

B

P

B

P

A

C

A

C

A

C

A

C

A

C

A

C

P

C

L

P

C

L

P

C

L

P

C

L

P

C

L

P

C

L

T

B

L

P

T

B

L

P

T

B

L

P

T

B

L

P

T

B

L

P

T

B

L

P

T

B

L

H

T

B

L

H

T

B

L

H

T

B

L

H

T

B

L

H

T

B

L

H

W

D

T

S

W

D

T

S

W

D

T

S

0

W

D

T

S

W

D

T

S

W

D

T

S

0

A

B

S

T

A

T

U

S

T

A

T

U

S

T

A

T

U

S

T

A

T

U

S

T

A

T

U

S

T

A

T

U

S

I

N

T

C

0

I

N

T

C

0

I

N

T

C

0

I

N

T

C

0

I

N

T

C

0

I

N

T

C

0

C

D

H

T

M

R

0

T

M

R

0

T

M

R

T

M

R

0

1

T

M

R

0

1

T

M

R

0

1

T

M

R

0

C

T

M

R

0

C

T

M

R

0

C

T

M

R

0

1

C

T

M

R

0

1

C

T

M

R

0

1

C

0

E

H

0

F

1

0

1

2

3

4

5

6

7

8

9

P

A

P

A

P

A

P

A

P

A

P

A

P

A

C

P

A

C

P

A

C

P

A

C

P

A

C

P

A

C

P

A

P

U

P

A

P

U

P

A

P

U

P

A

P

U

P

A

P

U

P

A

P

U

P

A

W

K

P

A

W

K

P

A

W

K

P

A

W

K

P

A

W

K

P

A

W

K

P

B

P

B

P

B

P

B

P

B

P

B

P

B

C

P

B

C

P

B

C

P

B

C

P

B

C

P

B

C

P

B

P

U

P

B

P

U

P

B

P

U

P

B

P

U

P

B

P

U

P

B

P

U

P

C

P

C

P

C

P

C

P

C

P

C

P

C

P

C

P

C

P

C

P

C

P

U

P

C

P

U

P

C

P

U

P

C

P

U

P

C

P

U

1

A

B

C

T

R

L

0

C

T

R

L

0

C

T

R

L

0

C

T

R

L

0

C

T

R

L

0

C

T

R

L

0

C

T

R

L

1

C

T

R

L

1

C

T

R

L

1

C

T

1

R

L

R

L

1

R

L

1

C

D

H

S

C

O

M

C

S

C

O

M

C

S

C

O

M

C

S

C

O

M

C

S

C

O

M

C

P

W

M

1

0

P

W

M

1

0

1

E

H

I

N

T

C

1

I

N

T

C

1

I

N

T

C

1

F

2

0

2

H

1

2

3

4

5

6

7

8

9

H

P

D

P

D

P

D

P

D

P

D

C

P

D

C

P

D

C

P

D

C

P

D

P

U

P

D

P

U

P

D

P

U

P

D

P

U

P

E

P

E

P

E

C

P

E

C

2

A

B

P

E

P

U

P

E

P

U

P

F

P

F

2

C

D

H

P

F

C

P

F

C

P

F

P

U

P

F

P

U

2

E

H

T

M

R

2

F

T

M

R

2

C

3

0

1

2

P

W

M

2

C

T

R

L

2

C

T

R

L

2

3

F

H

:

U

n

u

s

e

d

,

r

e

a

d

a

s

"

0

"

Special Purpose Data Memory

Rev. 1.40

21

October 23, 2012

HT48R063/064/065/066/0662/067

·

Indirect Addressing Program Example

data .section ¢data¢

adres1 db

adres2 db

adres3 db

adres4 db

block

?

db ?

code .section at 0 code

org 00h

start:

mov a,04h

; setup size of block

mov block,a

mov a,offset adres1

mov mp0,a

; Accumulator loaded with first RAM address

; setup memory pointer with first RAM address

loop:

clr IAR0

inc mp0

sdz block

jmp loop

; clear the data at address defined by MP0

; increment memory pointer

; check if last memory location has been cleared

continue:

The important point to note here is that in the example shown above, no reference is made to specific Data Memory

addresses.

Accumulator - ACC

jumps within the current Program Memory page are per-

mitted. When such operations are used, note that a

dummy cycle will be inserted.

The Accumulator is central to the operation of any

microcontroller and is closely related with operations

carried out by the ALU. The Accumulator is the place

where all intermediate results from the ALU are stored.

Without the Accumulator it would be necessary to write

the result of each calculation or logical operation such

as addition, subtraction, shift, etc., to the Data Memory

resulting in higher programming and timing overheads.

Data transfer operations usually involve the temporary

storage function of the Accumulator; for example, when

transferring data between one user defined register and

another, it is necessary to do this by passing the data

through the Accumulator as no direct transfer between

two registers is permitted.

Bank Pointer - BP

In the HT48R0662 and HT48R067 devices, the Data

Memory is divided into two Banks, known as Bank 0 and

Bank 1. ABank Pointer, which is bit 0 of the Bank Pointer

register is used to select the required Data Memory

bank. Only data in Bank 0 can be directly addressed as

data in Bank 1 must be indirectly addressed using Mem-

ory Pointer MP1 and Indirect Addressing Register IAR1.

Using Memory Pointer MP0 and Indirect Addressing

Register IAR0 will always access data from Bank 0, irre-

spective of the value of the Bank Pointer. Memory

Pointer MP1 and Indirect Addressing Register IAR1 can

indirectly address data in either Bank 0 or Bank 1 de-

pending upon the value of the Bank Pointer.

Program Counter Low Register - PCL

To provide additional program control functions, the low

byte of the Program Counter is made accessible to pro-

grammers by locating it within the Special Purpose area

of the Data Memory. By manipulating this register, direct

jumps to other program locations are easily imple-

mented. Loading a value directly into this PCL register

will cause a jump to the specified Program Memory lo-

cation, however, as the register is only 8-bit wide, only

The Data Memory is initialised to Bank 0 after a reset, ex-

cept for the WDT time-out reset in the Idle/Sleep Mode, in

which case, the Data Memory bank remains unaffected.

It should be noted that Special Function Data Memory is

not affected by the bank selection, which means that the

Special Function Registers can be accessed from within

either Bank 0 or Bank 1. Directly addressing the Data

·

BP Register

Bit

Name

R/W

7

6

5

4

3

2

1

0

DMBP0

R/W

0

¾

POR

Bit 7~1 :

Bit 0

unimplemented, read as ²0²

DMBP0: Data Memory bank point

0: Bank 0

1: Bank 1

Rev. 1.40

22

October 23, 2012

HT48R063/064/065/066/0662/067

Memory will always result in Bank 0 being accessed irre-

spective of the value of the Bank Pointer.

the status registers are important and if the interrupt rou-

tine can change the status register, precautions must be

taken to correctly save it. Note that bits 0~3 of the

STATUS register are both readable and writeable bits.

Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag

(C), auxiliary carry flag (AC), overflow flag (OV), power

down flag (PDF), and watchdog time-out flag (TO).

These arithmetic/logical operation and system manage-

ment flags are used to record the status and operation of

the microcontroller.

Input/Output Ports and Control Registers

Within the area of Special Function Registers, the port

PA, PB, etc data I/O registers and their associated con-

trol register PAC, PBC, etc play a prominent role. These

registers are mapped to specific addresses within the

Data Memory as shown in the Data Memory table. The

data I/O registers, are used to transfer the appropriate

output or input data on the port. The control registers

specifies which pins of the port are set as inputs and

which are set as outputs. To setup a pin as an input, the

corresponding bit of the control register must be set

high, for an output it must be set low. During program in-

itialisation, it is important to first setup the control regis-

ters to specify which pins are outputs and which are

inputs before reading data from or writing data to the I/O

ports. One flexible feature of these registers is the ability

to directly program single bits using the ²SET [m].i² and

²CLR [m].i² instructions. The ability to change I/O pins

from output to input and vice versa by manipulating spe-

cific bits of the I/O control registers during normal pro-

gram operation is a useful feature of these devices.

With the exception of the TO and PDF flags, bits in the

status register can be altered by instructions like most

other registers. Any data written into the status register

will not change the TO or PDF flag. In addition, opera-

tions related to the status register may give different re-

sults due to the different instruction operations. The TO

flag can be affected only by a system power-up, a WDT

time-out or by executing the ²CLR WDT² or ²HALT² in-

struction. The PDF flag is affected only by executing the

²HALT² or ²CLR WDT² instruction or during a system

power-up.

The Z, OV, AC and C flags generally reflect the status of

the latest operations.

In addition, on entering an interrupt sequence or execut-

ing a subroutine call, the status register will not be

pushed onto the stack automatically. If the contents of

·

STATUS Register

Bit

7

6

5

TO

R

4

PDF

R

3

OV

R/W

x

2

Z

1

AC

R/W

x

0

Name

R/W

C

¾

R/W

x

R/W

x

POR

0

²x² unknown

Bit 7, 6

Unimplemented, read as ²0²

TO: Watchdog Time-Out flag

Bit 5

Bit 4

Bit 3

0: After power up or executing the ²CLR WDT² or ²HALT² instruction

1: A watchdog time-out occurred.

PDF: Power down flag

0: After power up or executing the ²CLR WDT² instruction

1: By executing the ²HALT² instruction

OV: Overflow flag

0: no overflow

1: an operation results in a carry into the highest-order bit but not a carry out of the

highest-order bit or vice versa.

Bit 2

Bit 1

Z: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

AC: Auxiliary flag

0: no auxiliary carry

1: an operation results in a carry out of the low nibbles in addition, or no borrow from the

high nibble into the low nibble in subtraction

Bit 0

C: Carry flag

0: no carry-out

1: an operation results in a carry during an addition operation or if a borrow does not take place

during a subtraction operation

C is also affected by a rotate through carry instruction.

Rev. 1.40

23

October 23, 2012

HT48R063/064/065/066/0662/067

System Control Registers - CTRL0, CTRL1, CTRL2

These registers are used to provide control over various internal functions. Some of these include the PFD control,

PWM control, certain system clock options, the LXT Oscillator low power control, external Interrupt edge trigger type,

Watchdog Timer enable function, Time Base function division ratio, and the LXT oscillator enable control.

·

CTRL0 Register

¨

HT48R063/HT48R064/HT48R065

Bit

Name

R/W

7

6

5

4

3

PFDEN1

R/W

2

PFDEN0

R/W

1

LXTLP

R/W

0

CLKMOD

R/W

¾

POR

0

¨

HT48R066

Bit

Name

R/W

7

6

PFDCS

R/W

0

5

4

3

PFDEN1

R/W

2

PFDEN0

R/W

1

LXTLP

R/W

0

CLKMOD

R/W

¾

POR

0

Bit 7, 5, 4

Bit 6

Unimplemented, read as ²0²

PFDCS: PFD clock source

0: timer0

1: timer1

Bit 3,2

PFDEN1, PFDEN0: PFD/PFD enable/disable

00: both disables

01: Reserved

10: PFD enable

11: PFD and PFD both enabled

when PFD or PFD is disabled, the related pin will have a normal I/O function.

Bit 1

Bit 0

LXTLP: LXT oscillator low power control function

0: LXT Oscillator quick start-up mode

1: LXT Oscillator Low Power Mode

CLKMOD: system clock mode selection.

0: High speed - HIRC used as system clock

1: Low speed - LXT used as system clock, HIRC oscillator stopped.

For HT48R063/064/065/066, these selections are only valid if the oscillator configuration options

have selected the HIRC+LXT.

Rev. 1.40

24

October 23, 2012

HT48R063/064/065/066/0662/067

¨

HT48R0662/HT48R067

Bit

Name

R/W

7

PCFG

R/W

0

6

PFDCS

R/W

0

5

PWMSEL

R/W

4

PWMC1

R/W

0

3

PWMC0

R/W

0

2

PFDC

R/W

0

1

LXTLP

R/W

0

CLKMOD

R/W

POR

0

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Note:

PCFG: pin-out remapping configuration

0: INT/TC0/PFD pin shared with PA3/PA2/PA1

1: INT/TC0/PFD pin shared with PB5/PB4/PB3

PFDCS: PFD clock source

0: timer0

1: timer1

PWMSEL: PWM type selection

0: 6+2

1: 7+1

PWMC1: I/O or PWM1 control

0: I/O

1: PWM1 output

PWMC0: I/O or PWM0 control

0: I/O

1: PWM0 output

PFDC: I/O or PFD control

0: I/O

1: PFD output

LXTLP: LXT oscillator low power control function

0: LXT oscillator start-up mode

1: LXT oscillator Low Power mode

CLKMOD: system clock mode selection.

0: High speed - HIRC/ERC/HXT used as system clock

1: Low speed - LXT used as system clock, internal HIRC/ERC/HXT stopped.

If PWM0/1/2 output is selected by PWMC0/1/2 bit, f_TPcomes always from f_SYS

.

(f_TPis the clock source for timer0/2 , time base and PWM)

·

CTRL1 Register

Bit

7

6

INTEG0

R/W

0

5

TBSEL1

R/W

0

4

TBSEL0

R/W

0

3

2

1

0

Name

R/W

INTEG1

R/W

1

WDTEN3 WDTEN2 WDTEN1 WDTEN0

R/W

1

R/W

0

R/W

1

R/W

0

POR

Bit 7, 6

INTEG1, INTEG0: External interrupt edge type

00: disable

01: rising edge trigger

10: falling edge trigger

11: dual edge trigger

Bit 5, 4

TBSEL1, TBSEL0: Time base period selection

00: 2¹⁰´ (1/f_TP

01: 2¹¹´ (1/f_TP

10: 2¹²´ (1/f_TP

11: 2¹³´ (1/f_TP

)

Bit 3~0

Note:

WDTEN3, WDTEN2, WDTEN1, WDTEN0: WDT function enable

1010: WDT disabled

Other values: WDT enabled - Recommended value is 0101

If the ²watchdog timer enable² is configuration option is selected, then the watchdog timer will

always be enabled and the WDTEN3~WDTEN0 control bits will have no effect.

The WDT is only disabled when both the WDT configuration option is disabled and when bits

WDTEN3~WDTEN0=1010.

The WDT is enabled when either the WDT configuration option is enabled or when bits

WDTEN3~WDTEN0¹1010.

Rev. 1.40

25

October 23, 2012

HT48R063/064/065/066/0662/067

·

CTRL2 Register

¨

HT48R0662

Bit

Name

R/W

7

6

5

4

3

2

1

0

LXTEN

R/W

1

¾

POR

¨

HT48R067

Bit

Name

R/W

7

6

5

4

PWMC2

R/W

0

3

2

1

0

LXTEN

R/W

1

¾

POR

Others

Bit 4

Unimplemented, read as ²0²

PWMC2: I/O or PWM2 control

0: I/O

1: PWM2 output

Bit 0

LXTEN: LXT oscillator on/off control after execution of HALT instruction

0: LXT off in Sleep mode

1: LXT on in Idle mode

Wake-up Function Register - PAWK

Software COM Register - SCOMC

When the microcontroller enters the Idle/Sleep Mode,

various methods exist to wake the device up and con-

tinue with normal operation. One method is to allow a

falling edge on the I/O pins to have a wake-up function.

This register is used to select which Port A I/O pins are

used to have this wake-up function.

The pins PB0~PB3 on Port B can be used as SCOM

lines to drive an external LCD panel. To implement this

function, the SCOMC register is used to setup the cor-

rect bias voltages on these pins.

Pull-high Registers -

PAPU, PBPU, PCPU, PDPU, PEPU, PFPU

The I/O pins, if configured as inputs, can have internal

pull-high resistors connected, which eliminates the need

for external pull-high resistors. This register selects which

I/O pins are connected to internal pull-high resistors.

Rev. 1.40

26

October 23, 2012

HT48R063/064/065/066/0662/067

Oscillator

I

O

C

n

t

e

r

n

C

1

O

S

C

1

s

c

i

l

Various oscillator options offer the user a wide range of

functions according to their various application require-

ments. The flexible features of the oscillator functions

ensure that the best optimisation can be achieved in

terms of speed and power saving. Oscillator selections

and operation are selected through a combination of

configuration options and registers.

i

r

c

u

i

R

p

R

f

T

o

i

n

t

c

i

r

c

u

i

O

S

C

2

C

2

N

o

t

e

:

1

.

R

p

i

s

n

o

r

m

a

l

y

2

.

A

l

t

h

o

u

g

h

n

o

t

v

s

e

h

o

a

w

n

p

System Oscillator Overview

c

a

p

a

c

i

t

a

n

c

e

o

f

a

r

o

Crystal/Resonator Oscillator - HXT

In addition to being the source of the main system clock

the oscillators also provide clock sources for the Watch-

dog Timer and Time Base functions. External oscillators

requiring some external components as well as a two

fully integrated internal oscillators, requiring no external

components, are provided to form a wide range of both

fast and slow system oscillators.

Crystal Oscillator C1 and C2 Values

Crystal Frequency

12MHz

C1

8pF

C2

10pF

8MHz

8pF

4MHz

8pF

Type

Name

Freq.

Pins

1MHz

100pF

400kHz~

12MHz

OSC1/

OSC2

External Crystal

HXT

Note: C1 and C2 values are for guidance only.

400kHz~

12MHz

Crystal Recommended Capacitor Values

External RC

ERC

OSC1

External RC Oscillator - ERC

Internal High

Speed RC

HIRC 4, 8 or 12MHz

¾

Using the ERC oscillator only requires that a resistor,

with a value between 24kW and 1.5MW, is connected

between OSC1 and VDD, and a capacitor is connected

between OSC and ground, providing a low cost oscilla-

tor configuration. It is only the external resistor that de-

termines the oscillation frequency; the external

capacitor has no influence over the frequency and is

connected for stability purposes only. Device trimming

during the manufacturing process and the inclusion of

internal frequency compensation circuits are used to en-

sure that the influence of the power supply voltage, tem-

perature and process variations on the oscillation

frequency are minimised. As a resistance/frequency ref-

erence point, it can be noted that with an external 120K

resistor connected and with a 5V voltage power supply

and temperature of 25 degrees, the oscillator will have a

frequency of 4MHz within a tolerance of 2%. Here only

the OSC1 pin is used, which is shared with I/O pin PA6,

leaving pin PA5 free for use as a normal I/O pin.

OSC1/

OSC2

External Low

Speed Crystal

LXT

32768Hz

XT1/

XT2*

Internal Low

Speed RC

LIRC

13kHz

¾

²*² For HT48R0662/HT48R067 only

System Clock Configurations

There are five system oscillators. Three high speed os-

cillators and two low speed oscillators. The high speed

oscillators are the external crystal/ceramic oscillator -

HXT, the external - ERC, and the internal RC oscillator -

HIRC. The two low speed oscillator are the external

32768Hz oscillator - LXT and the internal 13kHz

(V_DD=5V) oscillator - LIRC.

V

D

External Crystal/Resonator Oscillator - HXT

The simple connection of a crystal across OSC1 and

OSC2 will create the necessary phase shift and feed-

back for oscillation. However, for some crystals and

most resonator types, to ensure oscillation and accurate

frequency generation, it is necessary to add two small

value external capacitors, C1 and C2. The exact values

of C1 and C2 should be selected in consultation with the

crystal or resonator manufacturer¢s specification.

R

O

S

C

P

A

6

/

O

S

C

1

4

7

0

p

F

P

A

5

/

O

S

C

2

External RC Oscillator - ERC

Rev. 1.40

27

October 23, 2012

HT48R063/064/065/066/0662/067

Internal RC Oscillator - HIRC

external parallel feedback resistor, Rp, is required. For

the HT48R063/HT48R064/HT48R065/HT48R066 de-

vices the LXT oscillator must be used together with the

HIRC oscillator. For the HT48R0662/HT48R067 de-

vices the LXT oscillator must be used together with ei-

ther the HXT, ERC or HIRC register.

The internal RC oscillator is a fully integrated system os-

cillator requiring no external components. The internal

RC oscillator has three fixed frequencies of either

4MHz, 8MHz or 12MHz. Device trimming during the

manufacturing process and the inclusion of internal fre-

quency compensation circuits are used to ensure that

the influence of the power supply voltage, temperature

and process variations on the oscillation frequency are

minimised. As a result, at a power supply of either 3V or

5V and at a temperature of 25 degrees, the fixed oscilla-

tion frequency of 4MHz, 8MHz or 12MHz will have a tol-

erance within 2%. Note that if this internal system clock

option is selected, as it requires no external pins for its

operation, I/O pins PA5 and PA6 are free for use as nor-

mal I/O pins.

LXT Oscillator C1 and C2 Values

Crystal Frequency

C1

C2

32768Hz

8pF

10pF

Note: 1. C1 and C2 values are for guidance only.

2. R_P=5M~10MW is recommended.

32768 Hz Crystal Recommended Capacitor Values

For the HT48R0662/HT48R067, a configuration option

determines if the XT1/XT2 pins are used for the LXT os-

cillator or as I/O pins.

P

A

5

6

/

O

S

C

2

1

·

If the I/O option is selected then the XT1/XT2 pins can

be used as normal I/O pins.

I

n

t

e

r

n

a

l

R

C

O

s

c

i

l

a

t

o

r

·

If the ²LXT oscillator²is selected then the 32kHz crys-

tal should be connected to the XT1/XT2 pins.

N

o

P

t

e

A

:

5

/

P

A

6

u

s

e

d

a

s

Internal RC Oscillator - HIRC

External 32768Hz Crystal Oscillator - LXT

LXT Oscillator Low Power Function

The LXT oscillator can function in one of two modes, the

Quick Start Mode and the Low Power Mode. The mode

selection is executed using the LXTLP bit in the CTRL0

register.

When the microcontroller enters the Idle/Sleep Mode,

the system clock is switched off to stop microcontroller

activity and to conserve power. However, in many

microcontroller applications it may be necessary to keep

the internal timers operational even when the

microcontroller is in the Power-down Mode. To do this,

another clock, independent of the system clock, must be

provided. To do this a configuration option exists to allow

a high speed oscillator to be used in conjunction with a a

low speed oscillator, known as the LXT oscillator. The

LXT oscillator is implemented using a 32768Hz crystal

connected to pins OSC1/OSC2 for the HT48R063/

HT48R064/HT48R065/HT48R066 or connected to pins

XT1/XT2 for the HT48R0662/HT48R067. However, for

some crystals, to ensure oscillation and accurate fre-

quency generation, it is necessary to add two small

value external capacitors, C1 and C2. The exact values

of C1 and C2 should be selected in consultation with the

crystal or resonator manufacturer¢s specification. The

LXTLP Bit

LXT Mode

Quick Start

Low-power

0

1

After power on the LXTLP bit will be automatically

cleared to zero ensuring that the LXT oscillator is in the

Quick Start operating mode. In the Quick Start Mode the

LXT oscillator will power up and stabilise quickly. How-

ever, after the LXT oscillator has fully powered up it can

be placed into the Low-power mode by setting the

LXTLP bit high. The oscillator will continue to run but

with reduced current consumption, as the higher current

consumption is only required during the LXT oscillator

start-up. In power sensitive applications, such as battery

applications, where power consumption must be kept to

a minimum, it is therefore recommended that the appli-

cation program sets the LXTLP bit high about 2 seconds

after power-on.

I

O

C

n

t

e

r

n

a

C

1

s

c

i

l

a

i

r

c

u

i

t

It should be noted that, no matter what condition the

LXTLP bit is set to, the LXT oscillator will always func-

tion normally, the only difference is that it will take more

time to start up if in the Low-power mode.

R

p

z

3

2

7

6

8

H

I

n

t

e

r

n

a

O

s

c

i

l

a

T

c

o

i

n

t

e

i

r

c

u

i

t

C

2

Internal Low Speed Oscillator - LIRC

The LIRC is a fully self-contained free running on-chip

RC oscillator with a typical frequency of 13kHz at 5V re-

quiring no external components. When the device en-

ters the Idle/Sleep Mode, the system clock will stop

N

o

t

e

:

1

.

R

p

,

C

1

a

n

d

C

2

.

A

l

t

h

o

u

g

h

n

o

t

s

h

o

p

a

r

a

s

i

t

i

c

a

p

a

c

i

External LXT Oscillator

Rev. 1.40

28

October 23, 2012

HT48R063/064/065/066/0662/067

HXT, ERC or the HIRC. The CLKMOD bit in the

CTRL0 register can be used to switch the system

clock from the selected high speed oscillator to the

low speed LXT oscillator. When the HALT instruction

is executed the LXT oscillator can be chosen to run or

not using the LXTEN bit in the CTRL2 register.

running but the WDT oscillator continues to free-run and

to keep the watchdog active. However, to preserve

power in certain applications the LIRC can be disabled

via a configuration option.

Operating Modes

For all devices, when the system enters the Sleep or

Idle Mode, the high frequency system clock will al-

ways stop running. The accompanying tables shows

the relationship between the CLKMOD bit, the HALT

instruction and the high/low frequency oscillators. The

CLMOD bit can change normal or Slow Mode.

By using the LXT low frequency oscillator in combina-

tion with a high frequency oscillator, the system can be

selected to operate in a number of different modes.

These Modes are Normal, Slow, Idle and Sleep.

·

Operating Mode Control

Mode Types and Selection

¨

HT48R063/HT48R064/HT48R065/HT48R066

The higher frequency oscillators provide higher perfor-

mance but carry with it the disadvantage of higher

power requirements, while the opposite is of course true

for the lower frequency oscillators. With the capability of

dynamically switching between fast and slow oscillators,

the device has the flexibility to optimise the perfor-

mance/power ratio, a feature especially important in

power sensitive portable applications.

OSC1/OSC2 Configuration

Operating

Mode

HIRC + LXT

HXT

ERC HIRC

HIRC

Run

LXT

Run

Normal

Slow

Run

¾

Run

¾

Run

¾

Stop

·

HT48R063/HT48R064/HT48R065/HT48R066

For these devices, if the LXT oscillator is used then

the internal RC oscillator, HIRC, must be used as the

high frequency oscillator. If the HXT or the ERC oscil-

lator is chosen as the high frequency system clock

then the LXT oscillator cannot be used for sharing the

same pins. The CLKMOD bit in the CTRL0 register

can be used to switch the system clock from the high

speed HIRC oscillator to the low speed LXT oscillator.

When the HALT instruction is executed and the device

enters the Idle/Sleep Mode the LXT oscillator will al-

ways continue to run. For these devices the LXT crys-

tal is connected to the OSC1/OSC2 pins and LXT will

always run (the LXTEN bit is not used).

Sleep

Stop

²¾² unimplemented

¨

HT48R0662/HT48R067

OSC1/OSC2

XT1/XT2

Configuration

Operating

Mode

LXT

HXT ERC HIRC

LXTEN=0 LXTEN=1

Normal

Slow

Run Run Run

Stop Stop Stop

Run

Stop

Run

Stop

Idle

Note that CLKMOD is only valid in HIRC+LXT oscilla-

tor configuration for HT48R063/HT48R064/

HT48R065/HT48R066.

Sleep

·

HT48R0662/HT48R067

For these devices the LXT oscillator can run together

with any of the high speed oscillators, namely the

f

H

X

T

C

L

K

M

O

D

H

X

T

(

D

e

t

e

r

m

i

n

e

N

o

r

m

a

l

C

o

n

f

i

g

u

r

a

t

i

o

n

o

p

t

i

o

n

d

S

l

o

w

M

o

e

)

f

E

R

C

E

R

C

(

N

o

r

m

a

l

)

M

U

X

M

U

X

f

S

Y

S

f

H

I

R

C

H

I

R

C

(

S

L

O

W

)

f

L

X

T

L

X

T

C

o

n

f

i

g

u

r

a

t

i

o

n

o

p

t

i

o

n

f

L

I

R

C

M

U

X

L

I

R

C

T

o

w

a

t

c

h

d

o

g

t

i

m

e

r

f

S

Y

S

System Clock Configurations

Rev. 1.40

29

October 23, 2012

HT48R063/064/065/066/0662/067

Mode Switching

also consume a limited amount of power, as it continues

to run when the device enters the Idle/Sleep Mode. To

keep the LXT power consumption to a minimum level

the LXTLP bit in the CTRL0 register, which controls the

low power function, should be set high.

The devices are switched between one mode and an-

other using a combination of the CLKMOD bit in the

CTRL0 register and the HALT instruction. The CLKMOD

bit chooses whether the system runs in either the Nor-

mal or Slow Mode by selecting the system clock to be

sourced from either a high or low frequency oscillator.

The HALT instruction forces the system into either the

Idle or Sleep Mode, depending upon whether the LXT

oscillator is running or not. The HALT instruction oper-

ates independently of the CLKMOD bit condition.

Wake-up

After the system enters the Idle/Sleep Mode, it can be

woken up from one of various sources listed as follows:

·

An external reset

An external falling edge on PA0 to PA7

A system interrupt

When a HALT instruction is executed and the LXT oscil-

lator is not running, the system enters the Sleep mode

the following conditions exist:

A WDT overflow

If the system is woken up by an external reset, the de-

vice will experience a full system reset, however, if the

device is woken up by a WDT overflow, a Watchdog

Timer reset will be initiated. Although both of these

wake-up methods will initiate a reset operation, the ac-

tual source of the wake-up can be determined by exam-

ining the TO and PDF flags. The PDF flag is cleared by a

system power-up or executing the clear Watchdog

Timer instructions and is set when executing the ²HALT²

instruction. The TO flag is set if a WDT time-out occurs,

and causes a wake-up that only resets the Program

Counter and Stack Pointer, the other flags remain in

their original status.

·

The system oscillator will stop running and the appli-

cation program will stop at the ²HALT² instruction.

The Data Memory contents and registers will maintain

their present condition.

The WDT will be cleared and resume counting if the

WDT clock source is selected to come from the WDT

or LXT oscillator. The WDT will stop if its clock source

originates from the system clock.

·

The I/O ports will maintain their present condition.

In the status register, the Power Down flag, PDF, will

be set and the Watchdog time-out flag, TO, will be

cleared.

Pins PA0 to PA7 can be setup via the PAWUK register to

permit a negative transition on the pin to wake-up the

system. When a PA0 to PA7 pin wake-up occurs, the pro-

gram will resume execution at the instruction following

the ²HALT² instruction.

Standby Current Considerations

As the main reason for entering the Idle/Sleep Mode is

to keep the current consumption of the MCU to as low a

value as possible, perhaps only in the order of several

micro-amps, there are other considerations which must

also be taken into account by the circuit designer if the

power consumption is to be minimised.

If the system is woken up by an interrupt, then two possi-

ble situations may occur. The first is where the related

interrupt is disabled or the interrupt is enabled but the

stack is full, in which case the program will resume exe-

cution at the instruction following the ²HALT² instruction.

In this situation, the interrupt which woke-up the device

will not be immediately serviced, but will rather be ser-

viced later when the related interrupt is finally enabled or

when a stack level becomes free. The other situation is

where the related interrupt is enabled and the stack is

not full, in which case the regular interrupt response

takes place. If an interrupt request flag is set to ²1² be-

fore entering the Idle/Sleep Mode, then any future inter-

rupt requests will not generate a wake-up function of the

related interrupt will be ignored.

Special attention must be made to the I/O pins on the

device. All high-impedance input pins must be con-

nected to either a fixed high or low level as any floating

input pins could create internal oscillations and result in

increased current consumption. Care must also be

taken with the loads, which are connected to I/O pins,

which are setup as outputs. These should be placed in a

condition in which minimum current is drawn or con-

nected only to external circuits that do not draw current,

such as other CMOS inputs.

If the configuration options have enabled the Watchdog

Timer internal oscillator LIRC then this will continue to

run when in the Idle/Sleep Mode and will thus consume

some power. For power sensitive applications it may be

therefore preferable to use the system clock source for

the Watchdog Timer. The LXT, if configured for use, will

Rev. 1.40

30

October 23, 2012

HT48R063/064/065/066/0662/067

No matter what the source of the wake-up event is, once

a wake-up event occurs, there will be a time delay be-

fore normal program execution resumes. Consult the ta-

ble for the related time.

The Watchdog Timer clock can emanate from three dif-

ferent sources, selected by configuration option. These

are LXT, f_SYS/4, or LIRC. It is important to note that when

the system enters the Idle/Sleep Mode the instruction

clock is stopped, therefore if the configuration options

have selected f_SYS/4 as the Watchdog Timer clock

source, the Watchdog Timer will cease to function. For

systems that operate in noisy environments, using the

LIRC or the LXT as the clock source is therefore the rec-

ommended choice. The division ratio of the prescaler is

determined by bits 0, 1 and 2 of the WDTS register,

known as WS0, WS1 and WS2. If the Watchdog Timer in-

ternal clock source is selected and with the WS0, WS1

and WS2 bits of the WDTS register all set high, the

prescaler division ratio will be 1:128, which will give a

maximum time-out period.

Oscillator Type

Wake-up

Source

ERC, IRC

Crystal

External RES

PA Port

t_RSDT+ t_SST1

t_RSDT+ t_SST2

t_SST1

t_SST2

Interrupt

WDT Overflow

Note: 1. t_SYS(system clock)

2. t_RSTDis power-on delay, typical time=100ms

3. t_SST1= 2 or 1024 t_SYS

4. t_SST2= 1024 t_SYS

Under normal program operation, a Watchdog Timer

time-out will initialise a device reset and set the status bit

TO. However, if the system is in the Idle/Sleep Mode,

when a Watchdog Timer time-out occurs, the device will

be woken up, the TO bit in the status register will be set

and only the Program Counter and Stack Pointer will be

reset. Three methods can be adopted to clear the con-

tents of the Watchdog Timer. The first is an external

hardware reset, which means a low level on the external

reset pin, the second is using the Clear Watchdog Timer

software instructions and the third is when a HALT in-

struction is executed. There are two methods of using

software instructions to clear the Watchdog Timer, one

of which must be chosen by configuration option. The

first option is to use the single ²CLR WDT² instruction

while the second is to use the two commands ²CLR

WDT1² and ²CLR WDT2². For the first option, a simple

execution of ²CLR WDT² will clear the Watchdog Timer

while for the second option, both ²CLR WDT1² and

²CLR WDT2² must both be executed to successfully

clear the Watchdog Timer. Note that for this second op-

tion, if ²CLR WDT1² is used to clear the Watchdog

Timer, successive executions of this instruction will have

no effect, only the execution of a ²CLR WDT2² instruc-

tion will clear the Watchdog Timer. Similarly after the

²CLR WDT2² instruction has been executed, only a suc-

cessive ²CLR WDT1² instruction can clear the Watch-

dog Timer.

Wake-up Delay Time

Watchdog Timer

The Watchdog Timer, also known as the WDT, is pro-

vided to inhibit program malfunctions caused by the pro-

gram jumping to unknown locations due to certain

uncontrollable external events such as electrical noise.

Watchdog Timer Operation

It operates by providing a device reset when the Watch-

dog Timer counter overflows. Note that if the Watchdog

Timer function is not enabled, then any instructions re-

lated to the Watchdog Timer will result in no operation.

Setting up the various Watchdog Timer options are con-

trolled via the configuration options and two internal reg-

isters WDTS and CTRL1. Enabling the Watchdog Timer

can be controlled by both a configuration option and the

WDTEN bits in the CTRL1 internal register in the Data

Memory.

Configuration

Option

CTRL1

WDT

Register

Function

Disable

Enable

Disable

Enable

x

OFF

ON

Watchdog Timer On/Off Control

The Watchdog Timer will be disabled if bits

WDTEN3~WDTEN0 in the CTRL1 register are written

with the binary value 1010B and WDT configuration op-

tion is disable. This will be the condition when the device

is powered up. Although any other data written to

WDTEN3~WDTEN0 will ensure that the Watchdog

Timer is enabled, for maximum protection it is recom-

mended that the value 0101B is written to these bits.

Rev. 1.40

31

October 23, 2012

HT48R063/064/065/066/0662/067

C

L

R

W

D

T

1

F

l

a

g

r

C

l

e

a

W

D

T

y

p

e

C

o

n

f

i

g u

g

r

a

t

i

o

n

O

p

t

i

o

n

C

L

R

W

D

T

2

F

l

a

1

o

r

2

I

n

s

t

r

u

c

t

i

o

n

s

C

L

R

f

S

Y

S

C

o

n

f

i

g

.

T C

f

W

D

K

L

X

T

O

p

t

i

o

n

1

5

s

t

a

g

e

W

c

o

D

u

T

n

t

T

e

i

r

m

e

-

o

u

S

e

l

e

c

t

L

I

R

C

W

D

T

C

l

o

c

k

S

o

u

r

c

e

S

e

l

e

c

t

i

o

n

W

S

2

~

W

S

0

Watchdog Timer

·

WDTS Register

Bit

Name

R/W

7

6

5

4

3

2

1

0

WS2

R/W

1

WS1

R/W

1

WS0

R/W

1

¾

POR

Bit 7~3 :

Bit 2~0

unimplemented, read as ²0²

WS2, WS1, WS0: WDT time-out period selection

000: 2⁸t_WDTCK

001: 2⁹t_WDTCK

010: 2¹⁰t_WDTCK

011: 2¹¹t_WDTCK

100: 2¹²t_WDTCK

101: 2¹³t_WDTCK

110: 2¹⁴t_WDTCK

111: 2¹⁵t_WDTCK

Rev. 1.40

32

October 23, 2012

HT48R063/064/065/066/0662/067

Reset and Initialisation

A reset function is a fundamental part of any

microcontroller ensuring that the device can be set to

some predetermined condition irrespective of outside

parameters. The most important reset condition is after

power is first applied to the microcontroller. In this case,

internal circuitry will ensure that the microcontroller, af-

ter a short delay, will be in a well defined state and ready

to execute the first program instruction. After this

power-on reset, certain important internal registers will

be set to defined states before the program com-

mences. One of these registers is the Program Counter,

which will be reset to zero forcing the microcontroller to

begin program execution from the lowest Program

Memory address.

proper reset operation. For this reason it is recom-

mended that an external RC network is connected to

the RES pin, whose additional time delay will ensure

that the RES pin remains low for an extended period

to allow the power supply to stabilise. During this time

delay, normal operation of the microcontroller will be

inhibited. After the RES line reaches a certain voltage

value, the reset delay time t_RSTDis invoked to provide

an extra delay time after which the microcontroller will

begin normal operation. The abbreviation SST in the

figures stands for System Start-up Timer.

V

D

0

.

D

9

D

V

R

E

S

t

R

S

T

t

S

D

S

I

n

t

e

r

n

a

l

R

e

s

e

t

In addition to the power-on reset, situations may arise

where it is necessary to forcefully apply a reset condition

when the microcontroller is running. One example of this

is where after power has been applied and the

microcontroller is already running, the RES line is force-

fully pulled low. In such a case, known as a normal oper-

ation reset, some of the microcontroller registers remain

unchanged allowing the microcontroller to proceed with

normal operation after the reset line is allowed to return

high. Another type of reset is when the Watchdog Timer

overflows and resets the microcontroller. All types of re-

set operations result in different register conditions be-

ing setup.

Note: t_RSTDis power-on delay, typical time=100ms

Power-On Reset Timing Chart

For most applications a resistor connected between

VDD and the RES pin and a capacitor connected be-

tween VSS and the RES pin will provide a suitable ex-

ternal reset circuit. Any wiring connected to the RES

pin should be kept as short as possible to minimise

any stray noise interference.

For applications that operate within an environment

where more noise is present the Enhanced Reset Cir-

cuit shown is recommended.

V

D

Another reset exists in the form of a Low Voltage Reset,

LVR, where a full reset, similar to the RES reset is imple-

mented in situations where the power supply voltage

falls below a certain threshold.

0

.

m

0

F

1

*

V

D

1

N

4

1

4

8

*

1

W

0 ~ k

1

0

W

0

k

Reset Functions

R

E

S

/

P

A

There are five ways in which a microcontroller reset can

occur, through events occurring both internally and ex-

ternally:

3

W

0 * 0

0

.

1

m

F

~

1

V

S

·

Power-on Reset

The most fundamental and unavoidable reset is the

one that occurs after power is first applied to the

microcontroller. As well as ensuring that the Program

Memory begins execution from the first memory ad-

dress, a power-on reset also ensures that certain

other registers are preset to known conditions. All the

I/O port and port control registers will power up in a

high condition ensuring that all pins will be first set to

inputs.

Note:

²*² It is recommended that this component is

added for added ESD protection

²**² It is recommended that this component is

added in environments where power line noise

is significant

External RES Circuit

Although the microcontroller has an internal RC reset

function, if the VDD power supply rise time is not fast

enough or does not stabilise quickly at power-on, the

internal reset function may be incapable of providing

More information regarding external reset circuits is

located in Application Note HA0075E on the Holtek

website.

Rev. 1.40

33

October 23, 2012

HT48R063/064/065/066/0662/067

·

W

D

T

i

m

e

-

o

u

t

RES Pin Reset

This type of reset occurs when the microcontroller is

already running and the RES pin is forcefully pulled

low by external hardware such as an external switch.

In this case as in the case of other reset, the Program

Counter will reset to zero and program execution initi-

ated from this point.

t

S

T

I

n

t

e

r

n

a

l

R

e

s

e

t

WDT Time-out Reset during Idle/Sleep

Timing Chart

Note: The t_SSTcan be chosen to be either 1024 or 2

clock cycles via configuration option if the sys-

tem clock source is provided by ERC or HIRC.

The SST is 1024 for HXT or LXT.

0

.

D

9

D

V

0

.

D

4

D

V

R

E

S

t

R

S

T

t

S

D

S

I

n

t

e

r

n

a

l

R

e

s

e

t

Reset Initial Conditions

Note: t_RSTDis power-on delay, typical time=100ms

RES Reset Timing Chart

The different types of reset described affect the reset

flags in different ways. These flags, known as PDF and

TO are located in the status register and are controlled

by various microcontroller operations, such as the

Idle/Sleep function or Watchdog Timer. The reset flags

are shown in the table:

·

Low Voltage Reset - LVR

The microcontroller contains a low voltage reset cir-

cuit in order to monitor the supply voltage of the de-

vice. The LVR function is selected via a configuration

option. If the supply voltage of the device drops to

within a range of 0.9V~V_LVRsuch as might occur when

changing the battery, the LVR will automatically reset

the device internally. For a valid LVR signal, a low sup-

ply voltage, i.e., a voltage in the range between

0.9V~V_LVRmust exist for a time greater than that spec-

ified by t_LVRin the A.C. characteristics. If the low sup-

ply voltage state does not exceed this value, the LVR

will ignore the low supply voltage and will not perform

a reset function. The actual V_LVRvalue can be se-

lected via configuration options.

TO PDF

RESET Conditions

Power-on reset

0

u

0

u

RES or LVR reset during Normal or Slow

Mode operation

WDT time-out reset during Normal or

Slow Mode operation

1

u

1

WDT time-out reset during Idle or Sleep

Mode operation

L

V

R

Note: ²u² stands for unchanged

t

R

S

T

t

S

D

S

+

T

I

n

t

e

r

n

a

l

R

e

s

e

t

The following table indicates the way in which the vari-

ous components of the microcontroller are affected after

a power-on reset occurs.

Note: t_RSTDis power-on delay, typical time=100ms

Low Voltage Reset Timing Chart

Item

Condition After RESET

·

Watchdog Time-out Reset during Normal Operation

The Watchdog time-out Reset during normal opera-

tion is the same as a hardware RES pin reset except

that the Watchdog time-out flag TO will be set to ²1².

Program Counter Reset to zero

Interrupts

WDT

All interrupts will be disabled

Clear after reset, WDT begins

counting

W

D

T

i

m

e

-

o

u

t

Timer/Event

Counter

t

R

S

T

t

S

D

S

+

T

Timer Counter will be turned off

I

n

t

e

r

n

a

l

R

e

s

e

t

The Timer Counter Prescaler will

be cleared

Note: t_RSTDis power-on delay, typical time=100ms

Prescaler

WDT Time-out Reset during Normal Operation

Timing Chart

Input/Output Ports I/O ports will be setup as inputs

Stack Pointer will point to the top

Stack Pointer

of the stack

·

Watchdog Time-out Reset during Idle/Sleep mode

The Watchdog time-out Reset during Idle/Sleep mode

is a little different from other kinds of reset. Most of the

conditions remain unchanged except that the Pro-

gram Counter and the Stack Pointer will be cleared to

²0² and the TO flag will be set to ²1². Refer to the A.C.

Characteristics for t_SSTdetails.

Rev. 1.40

34

October 23, 2012

HT48R063/064/065/066/0662/067

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable

continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller

is in after a particular reset occurs. The following table describes how each type of reset affects each of the

microcontroller internal registers.

Power-on

Reset

RES or LVR

Reset

WDT Time-out

(Idle/Sleep)

Register

(Normal Operation)

PCL

MP0

MP1

MP0

MP1

BP

0 0 0 0 0 0 0 0

1 x x x x x x x

x x x x x x x x

- - - - - - - 0

x x x x x x x x

- - x x x x x x

- x x x x x x x

x x x x x x x x

- - - - - 1 1 1

- - 0 0 x x x x

- 0 0 0 0 0 0 0

- - - 0 - - - 0

- - 0 - - - 0 -

- 0 - 0 - 0 - 0

x x x x x x x x

0 0 0 0 1 0 0 0

x x x x x x x x

0 0 0 0 1 - - -

x x x x x x x x

0 0 - 0 1 0 0 0

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

- 0 0 0 0 0 0 0

- - 1 1 1 1 1 1

- - 0 0 0 0 0 0

0 0 0 0 0 0 0 0

1 u u u u u u u

u u u u u u u u

- - - - - - - 0

u u u u u u u u

- - u u u u u u

- u u u u u u u

u u u u u u u u

- - - - - 1 1 1

- - u u u u u u

- 0 0 0 0 0 0 0

- - - 0 - - - 0

- - 0 - - - 0 -

- 0 - 0 - 0 - 0

x x x x x x x x

0 0 0 0 1 0 0 0

x x x x x x x x

0 0 0 0 1 - - -

x x x x x x x x

0 0 - 0 1 0 0 0

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

- 0 0 0 0 0 0 0

- - 1 1 1 1 1 1

- 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

1 u u u u u u u

u u u u u u u u

- - - - - - - 0

u u u u u u u u

- - u u u u u u

- u u u u u u u

u u u u u u u u

- - - - - 1 1 1

- - 1 u u u u u

- 0 0 0 0 0 0 0

- - - 0 - - - 0

- - 0 - - - 0 -

- 0 - 0 - 0 - 0

x x x x x x x x

0 0 0 0 1 0 0 0

x x x x x x x x

0 0 0 0 1 - - -

x x x x x x x x

0 0 - 0 1 0 0 0

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

- 0 0 0 0 0 0 0

- - 1 1 1 1 1 1

- 0 0 0 0 0 0 0

0 0 0 0 0 0 0 0

1 u u u u u u u

u u u u u u u u

- - - - - - - u

u u u u u u u u

- - u u u u u u

- u u u u u u u

u u u u u u u u

- - - - - u u u

- - 1 1 u u u u

- u u u u u u u

- - - u - - - u

- - u - - - u -

- u - u - u - u

u u u u u u u u

u u u u u - - -

u u - u u u u u

u u u u u u u u

- u u u u u u u

- - u u u u u u

·

ACC

TBLP

·

TBLH

·

WDTS

·

STATUS

INTC0

INTC1

·

TMR0

TMR0C

TMR1

TMR1C

TMR2

TMR2C

PA

·

PAC

PAWK

PAPU

PB

PBC

PBPU

Rev. 1.40

35

October 23, 2012

HT48R063/064/065/066/0662/067

Power-on

Reset

RES or LVR

Reset

WDT Time-out

(Idle/Sleep)

Register

(Normal Operation)

PB

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

- - - - 1 1 1 1

- - - - 0 0 0 0

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

- - - - - - 1 1

- - - - - - 0 0

- - - - 0 0 0 0

- 0 - - 0 0 0 0

0 0 0 0 0 0 0 0

1 0 0 0 1 0 1 0

- - - - - - - 1

- - - 0 - - - 1

0 0 0 0 0 0 0 0

x x x x x x x x

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

- - - - 1 1 1 1

- - - - 0 0 0 0

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

- - - - - - 1 1

- - - - - - 0 0

- - - - 0 0 0 0

- 0 - - 0 0 0 0

0 0 0 0 0 0 0 0

1 0 0 0 1 0 1 0

- - - - - - - 1

- - - 0 - - - 1

0 0 0 0 0 0 0 0

x x x x x x x x

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

- - - - 1 1 1 1

- - - - 0 0 0 0

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

1 1 1 1 1 1 1 1

0 0 0 0 0 0 0 0

- - - - - - 1 1

- - - - - - 0 0

- - - - 0 0 0 0

- 0 - - 0 0 0 0

0 0 0 0 0 0 0 0

1 0 0 0 1 0 1 0

- - - - - - - 1

- - - 0 - - - 1

0 0 0 0 0 0 0 0

x x x x x x x x

u u u u u u u u

- - - - u u u u

u u u u u u u u

- - - - - - u u

- - - - u u u u

- u - - u u u u

u u u u u u u u

- - - - - - - u

- - - u - - - u

u u u u u u u u

·

PBC

PBPU

PC

·

PCC

PCPU

PD

PDC

PDPU

PD

·

PDC

PDPU

PE

PEC

PEPU

PF

PFC

PFPU

·

CTRL0

·

CTRL1

CTRL2

·

SCOMC

PWM0

PWM1

PWM2

·

Note:

²-² not implemented

²u² means ²unchanged²

²x² means ²unknown²

Rev. 1.40

36

October 23, 2012

HT48R063/064/065/066/0662/067

Port A Wake-up

Input/Output Ports

If the HALT instruction is executed, the device will enter

the Idle/Sleep Mode, where the system clock will stop

resulting in power being conserved, a feature that is im-

portant for battery and other low-power applications.

Various methods exist to wake-up the microcontroller,

one of which is to change the logic condition on one of

the PA0~PA7 pins from high to low. After a HALT instruc-

tion forces the microcontroller into entering the

Idle/Sleep Mode, the processor will remain idle or in a

low-power state until the logic condition of the selected

wake-up pin on Port A changes from high to low. This

function is especially suitable for applications that can

be woken up via external switches. Note that pins PA0 to

PA7 can be selected individually to have this wake-up

feature using an internal register known as PAWK, lo-

cated in the Data Memory.

Holtek microcontrollers offer considerable flexibility on

their I/O ports. Most pins can have either an input or out-

put designation under user program control. Addi-

tionally, as there are pull-high resistors and wake-up

software configurations, the user is provided with an I/O

structure to meet the needs of a wide range of applica-

tion possibilities.

For input operation, these ports are non-latching, which

means the inputs must be ready at the T2 rising edge of

instruction ²MOV A,[m]², where m denotes the port ad-

dress. For output operation, all the data is latched and

remains unchanged until the output latch is rewritten.

Pull-high Resistors

Many product applications require pull-high resistors for

their switch inputs usually requiring the use of an external

resistor. To eliminate the need for these external resis-

tors, when configured as an input have the capability of

being connected to an internal pull-high resistor. These

pull-high resistors are selectable via a register known as

PAPU, PBPU, PCPU, PDPU, PEPU and PFPU located in

the Data Memory. The pull-high resistors are imple-

mented using weak PMOS transistors. Note that pin PA7

does not have a pull-high resistor selection.

·

PAWK, PAC, PAPU, PBC, PBPU, PCC, PCPU, PDC, PDPU, PEC, PEPU, PFC, PFPU Register

¨

HT48R063

Bit

Register

Name

POR

7

6

5

4

3

2

1

0

PAWK

PAC

00H

FFH

00H

3FH

00H

PAWK7 PAWK6 PAWK5 PAWK4 PAWK3 PAWK2 PAWK1 PAWK0

PAC7

¾

PAC6

PAPU6

¾

PAC5

PAPU5

PBC5

PAC4

PAPU4

PBC4

PAC3

PAPU3

PBC3

PAC2

PAPU2

PBC2

PAC1

PAPU1

PBC1

PAC0

PAPU0

PBC0

PAPU

PBC

¾

PBPU

PBPU5

PBPU4

PBPU3

PBPU2

PBPU1

PBPU0

¾

²¾² Unimplemented, read as ²0²

PAWKn: PA wake-up function enable

0: disable

1: enable

PACn/PBCn: I/O type selection

0: output

1: input

PAPUn/PBPUn: Pull-high function enable

0: disable

1: enable

Rev. 1.40

37

October 23, 2012

HT48R063/064/065/066/0662/067

¨

HT48R064

Bit

Register

Name

POR

7

6

5

4

3

2

1

0

PAWK

PAC

00H

FFH

00H

3FH

00H

FFH

00H

PAWK7 PAWK6 PAWK5 PAWK4 PAWK3 PAWK2 PAWK1 PAWK0

PAC7

¾

PAC6

PAC5

PAPU5

PBC5

PAC4

PAPU4

PBC4

PAC3

PAPU3

PBC3

PAC2

PAPU2

PBC2

PAC1

PAPU1

PBC1

PAC0

PAPU0

PBC0

PAPU

PBC

PAPU6

¾

PBPU

PCC

PBPU5

PCC5

PBPU4

PCC4

PBPU3

PCC3

PBPU2

PCC2

PBPU1

PCC1

PBPU0

PCC0

¾

PCC7

PCPU7

PCC6

PCPU6

PCPU

PCPU5

PCPU4

PCPU3

PCPU2

PCPU1

PCPU0

²¾² Unimplemented, read as ²0²

PAWKn: PA wake-up function enable

0: disable

1: enable

PACn/PBCn/PCCn: I/O type selection

0: output

1: input

PAPUn/PBPUn/PCPUn: Pull-high function enable

0: disable

1: enable

¨

HT48R065/HT48R066

Bit

Register

POR

Name

7

6

5

4

3

2

1

0

PAWK

PAC

00H

FFH

00H

3FH

00H

FFH

00H

0FH

00H

PAWK7 PAWK6 PAWK5 PAWK4 PAWK3 PAWK2 PAWK1 PAWK0

PAC7

¾

PAC6

PAC5

PAPU5

PBC5

PBPU5

PCC5

PCPU5

¾

PAC4

PAPU4

PBC4

PBPU4

PCC4

PCPU4

¾

PAC3

PAPU3

PBC3

PAC2

PAPU2

PBC2

PAC1

PAPU1

PBC1

PAC0

PAPU0

PBC0

PAPU

PBC

PAPU6

¾

PBPU

PCC

PBPU3

PCC3

PBPU2

PCC2

PBPU1

PCC1

PBPU0

PCC0

¾

PCC7

PCPU7

¾

PCC6

PCPU6

¾

PCPU

PDC

PCPU3

PDC3

PCPU2

PDC2

PCPU1

PDC1

PCPU0

PDC0

PDPU

PDPU3

PDPU2

PDPU1

PDPU0

¾

²¾² Unimplemented, read as ²0²

PAWKn: PA wake-up function enable

0: disable

1: enable

PACn/PBCn/PCCn/PDCn: I/O type selection

0: output

1: input

PAPUn/PBPUn/PCPUn/PDPUn: Pull-high function enable

0: disable

1: enable

Rev. 1.40

38

October 23, 2012

HT48R063/064/065/066/0662/067

¨

HT48R0662/HT48R067

Bit

Register

POR

Name

7

6

5

4

3

2

1

0

PAWK

PAC

00H

FFH

00H

FFH

00H

FFH

00H

0FH

00H

FFH

00H

03H

00H

PAWK7 PAWK6 PAWK5 PAWK4 PAWK3 PAWK2 PAWK1 PAWK0

PAC7

¾

PAC6

PAPU6

PBC6

PBPU6

PCC6

PCPU6

PDC6

PDPU6

PEC6

PEPU6

¾

PAC5

PAPU5

PBC5

PBPU5

PCC5

PCPU5

PDC5

PDPU5

PEC5

PEPU5

¾

PAC4

PAPU4

PBC4

PBPU4

PCC4

PCPU4

PDC4

PDPU4

PEC4

PEPU4

¾

PAC3

PAPU3

PBC3

PBPU3

PCC3

PCPU3

PDC3

PDPU3

PEC3

PEPU3

¾

PAC2

PAPU2

PBC2

PBPU2

PCC2

PCPU2

PDC2

PDPU2

PEC2

PEPU2

¾

PAC1

PAPU1

PBC1

PAC0

PAPU0

PBC0

PAPU

PBC

PBC7

PBPU7

PCC7

PCPU7

PDC7

PDPU7

PEC7

PEPU7

¾

PBPU

PCC

PBPU1

PCC1

PBPU0

PCC0

PCPU

PDC

PCPU1

PDC1

PCPU0

PDC0

PDPU

PEC

PDPU1

PEC1

PDPU0

PEC0

PEPU

PFC

PEPU1

PFC1

PEPU0

PFC0

PFPU

PFPU1

PFPU0

¾

²¾² Unimplemented, read as ²0²

PAWKn: PA wake-up function enable

0: disable

1: enable

PACn/PBCn/PCCn/PDCn/PECn/PFCn: I/O type selection

0: output

1: input

PAPUn/PBPUn/PCPUn/PDPUn/PEPUn/PFPUn: Pull-high function enable

0: disable

1: enable

I/O Port Control Registers

multi-function I/O pins is set by configuration options

while for others the function is set by application pro-

gram control.

Each Port has its own control register, known as PAC,

PBC, PCC, PDC, PEC, PFC which controls the in-

put/output configuration. With this control register, each

I/O pin with or without pull-high resistors can be recon-

figured dynamically under software control. For the I/O

pin to function as an input, the corresponding bit of the

control register must be written as a ²1². This will then

allow the logic state of the input pin to be directly read by

instructions. When the corresponding bit of the control

register is written as a ²0², the I/O pin will be setup as a

CMOS output. If the pin is currently setup as an output,

instructions can still be used to read the output register.

However, it should be noted that the program will in fact

only read the status of the output data latch and not the

actual logic status of the output pin.

·

External Interrupt Input

The external interrupt pin, INT, is pin-shared with an

I/O pin. To use the pin as an external interrupt input

the correct bits in the INTCO register must be pro-

grammed. The pin must also be setup as an input by

setting the appropriate bit in the Port Control Register.

A pull-high resistor can also be selected via the appro-

priate port pull-high resistor register. Note that even if

the pin is setup as an external interrupt input the I/O

function still remains.

·

External Timer/Event Counter Input

The Timer/Event Counter pins, TC0, TC1 and TC2 are

pin-shared with I/O pins. For these shared pins to be

used as Timer/Event Counter inputs, the Timer/Event

Counter must be configured to be in the Event Coun-

ter or pulse width capture Mode. This is achieved by

setting the appropriate bits in the Timer/Event Counter

Control Register. The pins must also be setup as in-

puts by setting the appropriate bit in the Port Control

Register. Pull-high resistor options can also be se-

lected using the port pull-high resistor registers. Note

that even if the pin is setup as an external timer input

the I/O function still remains.

Pin-shared Functions

The flexibility of the microcontroller range is greatly en-

hanced by the use of pins that have more than one func-

tion. Limited numbers of pins can force serious design

constraints on designers but by supplying pins with

multi-functions, many of these difficulties can be over-

come. For some pins, the chosen function of the

Rev. 1.40

39

October 23, 2012

HT48R063/064/065/066/0662/067

·

PFD Output

The PCFG bit in the CTRL0 register allows the three

function pins INT, TC0 and PFD to be remapped to dif-

ferent port pins. After power up, this bit will be reset to

zero, which will define the default port pins to which

these three functions will be mapped. Changing this bit

will move the functions to other port pins.

The device contains a PFD function whose single or

dual outputs are pin-shared with I/O pins. The output

function of these pin are chosen using the CTRL0 reg-

ister. Note that the corresponding bit of the port

control register, must setup the pin as an output to en-

able the PFD, PFD output. If the port control register

has setup these pins as input, then these pins will

function as normal logic input with the usual pull-high

selection, even if the PFD function has been selected.

Examination of the pin names on the package diagrams

will reveal that some pin function names are repeated,

this indicates a function pin that can be remapped to

other port pins. If the pin name is bracketed then this in-

dicates its alternative location. Pin names without brack-

ets indicates its default location which is the condition

after Power-on.

PWM Outputs

Some devices contain a PWM function whose outputs

are pin-shared with I/O pins. The PWM output func-

tions are chosen using the CTRL0 and CTRL2

registers. Note that the corresponding bit of the port

control registers, for the output pin, must setup the pin

as an output to enable the PWM output. If the pins are

setup as inputs, then the pin will function as a normal

logic input with the usual pull-high selections, even if

the PWM registers have enabled the PWM function.

PCFG Bit Status

PCFG Bit

0

1

INT/PA3

TC0/PA2

PFD/PA1

[INT]/PB5

[TC0]/PB4

[PFD]/PB3

Pin Mapping

SCOM Driver Pins

Pin Remapping

Pins PB0~PB3 on Port B can be used as LCD COM

driver pins. This function is controlled using the

SCOMC register which will generate the necessary

1/2 bias signals on these four pins.

I/O Pin Structures

The diagrams illustrate the I/O pin internal structures. As

the exact logical construction of the I/O pin may differ

from these drawings, they are supplied as a guide only

to assist with the functional understanding of the I/O

pins.

Pin Remapping Configuration -

HT48R0662/HT48R067

The pin remapping function enables the function pins

INT, TC0 and PFD to be located on different port pins. It

is important not to confuse the Pin Remapping function

with the Pin-shared function, these two functions have

no interdependence.

V

D

P

u

l

-

H

i

g

h

C

o

n

t

r

o

l

B

i

t

S

e

l

e

c

W

e

a

k

D

a

t

a

B

u

s

D

Q

P

u

l

-

u

p

W

r

i

t

e

C

o

n

t

r

e

o

l

K

Q

R

e

g

i

s

t

e

r

C

S

t

C

h

i

p

R

s

e

I

/

O

p

i

n

R

e

a

d

C

o

n

t

r

o

l

R

e

g

i

s

t

e

r

D

a

t

a

B

i

t

D

C

Q

W

r

i

t

e

D

a

t

a

R

K

Q

e

g

i

s

t

e

r

S

M

U

X

R

e

a

d

D

a

t

a

R

e

g

i

s

t

e

r

P

A

o

n

l

y

S

y

s

t

e

m

W

a

k

e

-

u

p

W

a

k

e

-

u

p

S

e

l

e

c

t

Generic Input/Output Ports

Rev. 1.40

40

October 23, 2012

HT48R063/064/065/066/0662/067

C

o

n

t

r

o

l

B

i

t

D

C

Q

D

a

t

a

B

u

s

W

r

i

t

e

C

o

n

t

r

o

l

R

e

g

i

s

t

e

r

K

S

C

h

i

p

R

e

s

e

t

P

A

7

/

R

E

S

R

e

a

d

C

o

n

t

r

o

l

R

e

g

i

s

t

e

r

D

a

t

a

B

i

t

D

Q

W

r

i

t

e

D

a

t

a

C

K

R

Q

e

g

i

s

t

e

r

S

M

U

X

R

e

a

d

D

a

t

a

R

e

g

i

s

t

e

r

S

y

s

t

e

m

W

a

k

e

-

u

p

(

P

A

7

)

P

A

W

K

7

R

E

S

f

o

r

P

A

7

o

n

l

y

PA7 NMOS Input/Output Port

V

D

P

u

l

-

H

i

g

h

S

e

l

e

c

t

C

o

n

t

r

o

l

B

i

t

W

e

a

k

P

u

l

-

u

p

D

a

t

a

B

D

C

u

s

Q

W

r

i

t

e

C

o

n

t

r

o

l

R

e

g

i

s

t

e

r

K

S

C

h

i

p

R

e

s

e

t

P

B

0

3

4

/

,

S

P

C

B

O

M

0

R

e

a

d

C

o

n

t

r

o

l

R

e

g

i

s

t

e

r

D

a

B

t

i

a

t

O

M

3

5

D

C

Q

W

r

i

t

e

D

a

t

a

R

Q

e

g

i

s

t

e

r

K

S

M

U

X

R

e

a

d

D

a

t

a

R

e

g

i

s

t

e

r

V

D

/

D

2

C

O

M

n

E

N

S

C

O

M

E

N

PB Input/Output Port

Rev. 1.40

41

October 23, 2012

HT48R063/064/065/066/0662/067

Programming Considerations

Configuring the Timer/Event Counter Input Clock

Source

Within the user program, one of the first things to con-

sider is port initialisation. After a reset, the I/O data reg-

ister and I/O port control register will be set high. This

means that all I/O pins will default to an input state, the

level of which depends on the other connected circuitry

and whether pull-high options have been selected. If the

port control registers, are then programmed to setup

some pins as outputs, these output pins will have an ini-

tial high output value unless the associated port data

register is first programmed. Selecting which pins are in-

puts and which are outputs can be achieved byte-wide

by loading the correct value into the port control register

or by programming individual bits in the port control reg-

ister using the ²SET [m].i² and ²CLR [m].i² instructions.

Note that when using these bit control instructions, a

read-modify-write operation takes place. The

microcontroller must first read in the data on the entire

port, modify it to the required new bit values and then re-

write this data back to the output ports.

The Timer/Event Counter clock source can originate

from various sources, an internal clock or an external

pin. The internal clock source source is used when the

timer is in the timer mode or in the pulse width capture

mode. For some Timer/Event Counters, this internal

clock source is first divided by a prescaler, the division

ratio of which is conditioned by the Timer Control Regis-

ter bits T0PSC0~T0PSC2 or T2PSC0~ T2PSC2. For

Timer/Event Counter 0, the internal clock source can be

either f_SYSor the LXT Oscillator, the choice of which is

determined by the T0S bit in the TMR0C register.

An external clock source is used when the timer is in the

event counting mode, the clock source being provided

on an external timer pin TCn. Depending upon the con-

dition of the TnEG bit, each high to low, or low to high

transition on the external timer pin will increment the

counter by one.

Timer Registers - TMR0, TMR1, TMR2

T

1

T

2

T

3

T

4

T

1

T

2

T

3

T

4

S

y

s

t

e

m

C

l

o

c

k

The timer registers are special function registers located

in the Special Purpose Data Memory and is the place

where the actual timer value is stored. These registers

are known as TMR0, TMR1 and TMR2. The value in the

timer registers increases by one each time an internal

clock pulse is received or an external transition occurs

on the external timer pin. The timer will count from the

initial value loaded by the preload register to the full

count of FFH at which point the timer overflows and an

internal interrupt signal is generated. The timer value

will then be reset with the initial preload register value

and continue counting.

P

o

r

t

D

a

t

a

R

e

a

d

f

r

o

m

P

W

o

r

i

t

e

t

o

P

o

r

t

Read Modify Write Timing

Pins PA0 to PA7 each have a wake-up functions, se-

lected via the PAWK register. When the device is in the

Idle/Sleep Mode, various methods are available to wake

the device up. One of these is a high to low transition of

any of the these pins. Single or multiple pins on Port A

can be setup to have this function.

Note that to achieve a maximum full range count of FFH,

the preload register must first be cleared to all zeros. It

should be noted that after power-on, the preload regis-

ters will be in an unknown condition. Note that if the

Timer/Event Counter is in an OFF condition and data is

written to its preload register, this data will be immedi-

ately written into the actual counter. However, if the

counter is enabled and counting, any new data written

into the preload data register during this period will re-

main in the preload register and will only be written into

the actual counter the next time an overflow occurs.

Timer/Event Counters

The provision of timers form an important part of any

microcontroller, giving the designer a means of carrying

out time related functions. The devices contain from one

to three count-up timer of 8-bit capacity. As the timers

have three different operating modes, they can be con-

figured to operate as a general timer, an external event

counter or as a pulse width capture device. The provi-

sion of an internal prescaler to the clock circuitry on

gives added range to the timers.

There are two types of registers related to the

Timer/Event Counters. The first is the register that con-

tains the actual value of the timer and into which an ini-

tial value can be preloaded. Reading from this register

retrieves the contents of the Timer/Event Counter. The

second type of associated register is the Timer Control

Register which defines the timer options and deter-

mines how the timer is to be used. The device can have

the timer clock configured to come from the internal

clock source. In addition, the timer clock source can also

be configured to come from an external timer pin.

Timer Control Registers - TMR0C, TMR1C, TMR2C

The flexible features of the Holtek microcontroller

Timer/Event Counters enable them to operate in three

different modes, the options of which are determined by

the contents of their respective control register.

The Timer Control Register is known as TMRnC. It is the

Timer Control Register together with its corresponding

timer register that control the full operation of the

Timer/Event Counter. Before the timer can be used, it is

essential that the Timer Control Register is fully pro-

Rev. 1.40

42

October 23, 2012

HT48R063/064/065/066/0662/067

P

W

M

C

o

n

t

r

P

o

l

W

M

0

,

P

W

M

1

,

P

W

M

C

0

1

2

T

i

m

e

-

B a

l

s

e

v

e

T

i

m

e

-

B

a

s

e

C

o

n

t

r

o

T

0

S

1

0

1

3

(

2

~

2

)

*

f

T

P

0

1

f

S

Y

S

f

T

P

M

U

X

7

S

t

a

g

e

C

o

u

n

t

e

r

f

L

X

T

7

T

o

T

i

m

e

r

0

i

T

0

P

S

C

[

2

:

0

]

8

-

1

M

U

X

(

T

f

0

C

=

K

T

P

~

f

T

/

P

f

1

2

8

)

7

1

T

o

T

i

m

e

r

2

i

T

2

P

S

C

[

2

:

0

]

8

-

M

U

X

(

T

f

2

C

=

K

T

P

~

f

T

/

P

f

1

2

8

)

Clock Structure for Timer/PWM/Time Base

D

a

t

a

B

u

s

T

0

M

1

,

T

0

M

0

P

r

e

l

o

a

d

R

e

g

i

s

t

e

r

T

i

m

e

r

0

I

n

t

e

r

n

a

l

C

l

o

c

k

(

T

f

0

)

C

K

M

o

d

e

C

o

n

t

r

o

l

T

0

O

V

O

t

v

e

D

r

f

l

o

w

U

p

C

o

u

n

t

e

r

T

C

0

o

I

n

t

e

r

u

p

T

0

O

N

¸

P

F

0

2

T

0

E

G

8-bit Timer/Event Counter 0 Structure

D

a

t

a

B

u

s

T

1

M

1

,

T

1

M

0

P

r

e

l

o

a

d

R

e

g

i

s

t

e

r

M

f

S

Y

S

U

L

X

T

O

s

c

i

l

a

t

o

r

X

M

o

d

e

C

o

n

t

r

o

l

T

1

O

V

T

1

S

O

t

v

e

D

r

f

l

o

w

U

p

C

o

u

n

t

e

r

T

C

1

o

I

n

t

e

r

u

p

T

1

O

N

¸

P

F

1

2

T

1

E

G

8-bit Timer/Event Counter 1 Structure

D

a

t

a

B

u

s

T

2

M

1

,

T

2

M

0

P

r

e

l

o

a

d

R

e

g

i

s

t

e

r

T

i

m

e

r

2

I

n

t

e

r

n

a

l

C

l

o

c

k

M

o

d

e

C

o

n

t

r

o

l

(

T

f

2

)

C

K

T

2

O

V

T

C

2

O

r

v

e

r

f

l

o

w

U

p

C

o

u

n

t

e

t

o

I

n

t

e

r

u

p

T

2

E

G

T

2

O

N

8-bit Timer/Event Counter 2 Structure

P

F

D

C

S

0

1

P

F

D

0

1

M

U

X

P

F

D

o

u

t

p

u

t

Note: If PWM0/PWM1/PWM2 is enabled, then f_TPcomes from f_SYS(ignore T0S)

Rev. 1.40

43

October 23, 2012

HT48R063/064/065/066/0662/067

·

TMR0C Register

Bit

7

6

T0M0

R/W

0

5

4

T0ON

R/W

0

3

T0EG

R/W

1

2

T0PSC2

R/W

0

1

T0PSC1

R/W

0

T0PSC0

R/W

0

Name

R/W

T0M1

R/W

0

T0S

R/W

0

POR

Bit 7,6

T0M1, T0M0: Timer0 operation mode selection

00: no mode available

01: event counter mode

10: timer mode

11: pulse width capture mode

Bit 5

T0S: timer clock source

0: f_SYS

1: LXT oscillator

T0S selects the clock source for f_TPwhich is provided for Timer 0, Timer 2, the Time-Base and

the PWM. If the PWM is enabled, then f_SYSwill be selected, overriding the T0S selection.

Bit 4

Bit 3

T0ON: Timer/event counter counting enable

0: disable

1: enable

T0EG:

Event counter active edge selection

0: count on raising edge

1: count on falling edge

Pulse Width Capture active edge selection

0: start counting on falling edge, stop on rasing edge

1: start counting on raising edge, stop on falling edge

Bit 2~0

T0PSC2, T0PSC1, T0PSC0: Timer prescaler rate selection

Timer internal clock=

000: f_TP

001: f_TP/2

010: f_TP/4

011: f_TP/8

100: f_TP/16

101: f_TP/32

110: f_TP/64

111: f_TP/128

Rev. 1.40

44

October 23, 2012

HT48R063/064/065/066/0662/067

·

TMR1C Register

Bit

7

6

T1M0

R/W

0

5

4

T1ON

R/W

0

3

T1EG

R/W

1

2

1

0

Name

R/W

T1M1

R/W

0

T1S

R/W

0

¾

POR

Bit 7,6

T1M1, T1M0: Timer1 operation mode selection

00: no mode available

01: event counter mode

10: timer mode

11: pulse width capture mode

Bit 5

Bit 4

Bit 3

T1S: timer clock source

0: f_SYS/4

1: LXT oscillator

T1ON: Timer/event counter counting enable

0: disable

1: enable

T1EG:

Event counter active edge selection

0: count on raising edge

1: count on falling edge

Pulse width capture active edge selection

0: start counting on falling edge, stop on rasing edge

1: start counting on raising edge, stop on falling edge

Bit 2~0

unimplemented, read as ²0²

·

TMR2C Register

Bit

7

6

T2M0

R/W

0

5

4

T2ON

R/W

0

3

T2EG

R/W

1

2

T2PSC2

R/W

0

1

T2PSC1

R/W

0

T2PSC0

R/W

0

Name

R/W

T2M1

R/W

0

¾

POR

Bit 7, 6

T2M1, T2M0: Timer2 operation mode selection

00: no mode available

01: event counter mode

10: timer mode

11: pulse width capture mode

Bit 5

Bit 4

unimplemented, read as ²0²

T2ON: Timer/event counter counting enable

0: disable

1: enable

Bit 3

T2EG:

Event counter active edge selection

0: count on raising edge

1: count on falling edge

Pulse width capture active edge selection

0: start counting on falling edge, stop on rasing edge

1: start counting on raising edge, stop on falling edge

Bit 2~0

T2PSC2, T2PSC1, T2PSC0: Timer prescaler rate selection

Timer internal clock=

000: f_TP

001: f_TP/2

010: f_TP/4

011: f_TP/8

100: f_TP/16

101: f_TP/32

110: f_TP/64

111: f_TP/128

Rev. 1.40

45

October 23, 2012

HT48R063/064/065/066/0662/067

grammed with the right data to ensure its correct opera-

tion, a process that is normally carried out during

program initialisation.

counting. A timer overflow condition and corresponding

internal interrupt is one of the wake-up sources, how-

ever, the internal interrupts can be disabled by ensuring

that the ETnI bits of the INTCn register are reset to zero.

To choose which of the three modes the timer is to oper-

ate in, either in the timer mode, the event counting mode

or the pulse width capture mode, bits 7 and 6 of the

Timer Control Register, which are known as the bit pair

TnM1/TnM0, must be set to the required logic levels.

The timer-on bit, which is bit 4 of the Timer Control Reg-

ister and known as TnON, provides the basic on/off con-

trol of the respective timer. Setting the bit high allows the

counter to run, clearing the bit stops the counter. Bits

0~2 of the Timer Control Register determine the division

ratio of the input clock prescaler. The prescaler bit set-

tings have no effect if an external clock source is used. If

the timer is in the event count or pulse width capture

mode, the active transition edge level type is selected by

the logic level of bit 3 of the Timer Control Register

which is known as TnEG. The TnS bit selects the inter-

nal clock source if used.

Event Counter Mode

In this mode, a number of externally changing logic

events, occurring on the external timer TCn pin, can be

recorded by the Timer/Event Counter. To operate in this

mode, the Operating Mode Select bit pair, TnM1/TnM0,

in the Timer Control Register must be set to the correct

value as shown.

Bit7 Bit6

Control Register Operating Mode

Select Bits for the Event Counter Mode

0

1

In this mode, the external timer TCn pin, is used as the

Timer/Event Counter clock source, however it is not di-

vided by the internal prescaler. After the other bits in the

Timer Control Register have been setup, the enable bit

TnON, which is bit 4 of the Timer Control Register, can

be set high to enable the Timer/Event Counter to run. If

the Active Edge Select bit, TnE, which is bit 3 of the

Timer Control Register, is low, the Timer/Event Counter

will increment each time the external timer pin receives

a low to high transition. If the TnEG is high, the counter

will increment each time the external timer pin receives

a high to low transition. When it is full and overflows, an

interrupt signal is generated and the Timer/Event Coun-

ter will reload the value already loaded into the preload

register and continue counting. The interrupt can be dis-

abled by ensuring that the Timer/Event Counter Inter-

rupt Enable bit in the corresponding Interrupt Control

Register, is reset to zero.

Timer Mode

In this mode, the Timer/Event Counter can be utilised to

measure fixed time intervals, providing an internal inter-

rupt signal each time the Timer/Event Counter over-

flows. To operate in this mode, the Operating Mode

Select bit pair, TnM1/TnM0, in the Timer Control Regis-

ter must be set to the correct value as shown.

Bit7 Bit6

Control Register Operating Mode

Select Bits for the Timer Mode

1

0

In this mode the internal clock is used as the timer clock.

The timer input clock source is either f_SYS, f_SYS/4 or the

LXT oscillator. However, this timer clock source is fur-

ther divided by a prescaler, the value of which is deter-

mined by the bits TnPSC2~TnPSC0 in the Timer

Control Register. The timer-on bit, TnON must be set

high to enable the timer to run. Each time an internal

clock high to low transition occurs, the timer increments

by one; when the timer is full and overflows, an interrupt

signal is generated and the timer will reload the value al-

ready loaded into the preload register and continue

As the external timer pin is shared with an I/O pin, to en-

sure that the pin is configured to operate as an event

counter input pin, two things have to happen. The first is

to ensure that the Operating Mode Select bits in the

Timer Control Register place the Timer/Event Counter in

the Event Counting Mode, the second is to ensure that

the port control register configures the pin as an input. It

should be noted that in the event counting mode, even if

the microcontroller is in the Idle/Sleep Mode, the

P

r

e

s

c

a

l

e

r

O

u

t

p

u

t

I

n

c

r

e

m

e

n

t

T

i

m

e

r

+

2

T

i

m

e

r

+

T

N

i

m

e

r

T

i

m

e r

r

+

1

T

i

m

e

r

C

o

n

t

r

o

l

e

Timer Mode Timing Chart

E

x

t

e

r

n

a

l

E

v

e

n

t

I

n

c

r

e

m

e

n

t

T

i m

r

e

r

+

1

T

i

m

e

r

+

2

T

i

m

e

r

+

T

i

m

e

r

C

o

u

n

t

e

Event Counter Mode Timing Chart (TnEG=1)

Rev. 1.40

46

October 23, 2012

HT48R063/064/065/066/0662/067

Timer/Event Counter will continue to record externally

changing logic events on the timer input TCn pin. As a

result when the timer overflows it will generate a timer

interrupt and corresponding wake-up source.

The residual value in the Timer/Event Counter, which

can now be read by the program, therefore represents

the length of the pulse received on the TCn pin. As the

enable bit has now been reset, any further transitions on

the external timer pin will be ignored. The timer cannot

begin further pulse width capture until the enable bit is

set high again by the program. In this way, single shot

pulse measurements can be easily made.

Pulse Width Capture Mode

In this mode, the Timer/Event Counter can be utilised to

measure the width of external pulses applied to the ex-

ternal timer pin. To operate in this mode, the Operating

Mode Select bit pair, TnM1/TnM0, in the Timer Control

Register must be set to the correct value as shown.

It should be noted that in this mode the Timer/Event

Counter is controlled by logical transitions on the external

timer pin and not by the logic level. When the Timer/Event

Counter is full and overflows, an interrupt signal is gener-

ated and the Timer/Event Counter will reload the value al-

ready loaded into the preload register and continue

counting. The interrupt can be disabled by ensuring that

the Timer/Event Counter Interrupt Enable bit in the corre-

sponding Interrupt Control Register, is reset to zero.

Control Register Operating Mode

Bit7 Bit6

Select Bits for the Pulse Width

1

Measurement Mode

In this mode the internal clock, f_SYS, f_SYS/4 or the LXT,

is used as the internal clock for the 8-bit Timer/Event

Counter. However, the clock source, fSYS, for the 8-bit

timer is further divided by a prescaler, the value of which

is determined by the Prescaler Rate Select bits

TnPSC2~TnPSC0, which are bits 2~0 in the Timer Con-

trol Register. After the other bits in the Timer Control

Register have been setup, the enable bit TnON, which is

bit 4 of the Timer Control Register, can be set high to en-

able the Timer/Event Counter, however it will not actu-

ally start counting until an active edge is received on the

external timer pin.

As the TCn pin is shared with an I/O pin, to ensure that

the pin is configured to operate as a pulse width capture

pin, two things have to happen. The first is to ensure that

the Operating Mode Select bits in the Timer Control

Register place the Timer/Event Counter in the pulse

width capture Mode, the second is to ensure that the

port control register configures the pin as an input.

Prescaler

Bits TnPSC0~TnPSC2 of the TMRnC register can be

used to define a division ratio for the internal clock

source of the Timer/Event Counter enabling longer time

out periods to be setup.

If the Active Edge Select bit TnEG, which is bit 3 of the

Timer Control Register, is low, once a high to low transi-

tion has been received on the external timer pin, the

Timer/Event Counter will start counting until the external

timer pin returns to its original high level. At this point the

enable bit will be automatically reset to zero and the

Timer/Event Counter will stop counting. If the Active

Edge Select bit is high, the Timer/Event Counter will be-

gin counting once a low to high transition has been re-

ceived on the external timer pin and stop counting when

the external timer pin returns to its original low level. As

before, the enable bit will be automatically reset to zero

and the Timer/Event Counter will stop counting. It is im-

portant to note that in the pulse width capture Mode, the

enable bit is automatically reset to zero when the exter-

nal control signal on the external timer pin returns to its

original level, whereas in the other two modes the en-

able bit can only be reset to zero under program control.

PFD Function

The Programmable Frequency Divider provides a

means of producing a variable frequency output suitable

for applications, such as piezo-buzzer driving or other

interfaces requiring a precise frequency generator.

Depending upon which device is used, there is either a

single output, PFD, or a complimentary output pair, PFD

and PFD. As the pins are shared with I/O pins, the func-

tion is selected using the CTRL0 register. Note that the

PFD pin is the inverse of the PDF pin generating a com-

plementary output and supplying more power to con-

nected interfaces such as buzzers. The PFDEN[1:0] in

CTRL0 register can select a single PFD pin or the com-

E

x

t

e

r

n

a

l

T

C

n

P

i

n

I

n

p

u

t

T

n

O

N

-

w

i

t

h

T

n

E

=

0

P

r

e

s

c

a

l

e

r

O

u

t

p

u

t

I

n

c

r

e

m

e

n

t

+

1

+

2

+

3

+

4

T

i

m

e

r

T

i

m

e

r

C

o

u

n

t

e

r

P

r

e

s

c

t

a

p

l

u

e

t

r

i

O

s

u

s

a

m

p

l

e

d

a

t

e

v

e

r

y

f

a

l

i

n

g

e

Pulse Width Measure Mode Timing Chart (TnEG=0)

Rev. 1.40

47

October 23, 2012

HT48R063/064/065/066/0662/067

plimentary pair PFD and PFD for those devices with

dual outputs.

the Port A control register PAC, to setup the PFD pins as

outputs. If only one pin is setup as an output, the other

pin can still be used as a normal data input pin. How-

ever, if both pins are setup as inputs then the PFD will

not function. For devices with dual outputs the PFD out-

puts will only be activated if bit PA0 is set high. For de-

vices with a single PFD output, bit PA1 must be set high

to activate the PFD. These output data bits can be used

as the on/off control bit for the PFD outputs. Note that

the PFD outputs will all be low if the output data bit is

cleared to zero.

The Timer/Event Counter overflow signal is the clock

source for the PFD function, which is controlled by

PFDCS bit in CTRL0. For applicable devices the clock

source can come from either Timer/Event Counter 0 or

Timer/Event Counter 1. The output frequency is con-

trolled by loading the required values into the timer

prescaler and timer registers to give the required divi-

sion ratio. The counter will begin to count-up from this

preload register value until full, at which point an over-

flow signal is generated, causing both the PFD and PFD

outputs to change state. The counter will then be auto-

matically reloaded with the preload register value and

continue counting-up.

Using this method of frequency generation, and if a

crystal oscillator is used for the system clock, very pre-

cise values of frequency can be generated.

If the CTRL0 register has selected the PFD function,

then for both PFD outputs to operate, it is essential for

·

HT48R063/HT48R064/HT48R065/HT48R066

T

i

m

e

r

O

v

e

r

f

l

o

w

P

F

D

C

l

o

c

k

P

A

0

o

r

P

A

1

D

a

t

a

P

F

D

O

u

t

p

u

t

a

t

P

A

0

1

P

F

D

O

u

t

p

u

t

a

t

P

A

PFD Function - Complementary Outputs

T

i

m

e

r

O

v

e

r

f

l

o

w

P

F

D

C

l

o

c

k

P

A

0

D

a

t

a

P

F

D

O

u

t

p

u

t

a

t

P

A

0

PFD Function - Single Output

·

HT48R0662/HT48R067

T

i

m

e

r

O

v

e

r

f

l

o

w

P

F

D

C

l

o

c

k

P

A

1

D

a

t

a

P

F

D

O

u

t

p

u

t

a

t

P

A

1

PFD Function

Rev. 1.40

48

October 23, 2012

HT48R063/064/065/066/0662/067

I/O Interfacing

be properly set otherwise the internal interrupt associated

with the timer will remain inactive. The edge select, timer

mode and clock source control bits in timer control regis-

ter must also be correctly set to ensure the timer is prop-

erly configured for the required application. It is also

important to ensure that an initial value is first loaded into

the timer registers before the timer is switched on; this is

because after power-on the initial values of the timer reg-

isters are unknown. After the timer has been initialised

the timer can be turned on and off by controlling the en-

able bit in the timer control register.

The Timer/Event Counter, when configured to run in the

event counter or pulse width capture mode, requires the

use of an external timer pin for its operation. As this pin

is a shared pin it must be configured correctly to ensure

that it is setup for use as a Timer/Event Counter input

pin. This is achieved by ensuring that the mode select

bits in the Timer/Event Counter control register, select

either the event counter or pulse width capture mode.

Additionally the corresponding Port Control Register bit

must be set high to ensure that the pin is setup as an in-

put. Any pull-high resistor connected to this pin will re-

main valid even if the pin is used as a Timer/Event

Counter input.

When the Timer/Event Counter overflows, its corre-

sponding interrupt request flag in the interrupt control

register will be set. If the Timer/Event Counter interrupt

is enabled this will in turn generate an interrupt signal.

However irrespective of whether the interrupts are en-

abled or not, a Timer/Event Counter overflow will also

generate a wake-up signal if the device is in a

Power-down condition. This situation may occur if the

Timer/Event Counter is in the Event Counting Mode and

if the external signal continues to change state. In such

a case, the Timer/Event Counter will continue to count

these external events and if an overflow occurs the de-

vice will be woken up from its Power-down condition. To

prevent such a wake-up from occurring, the timer inter-

rupt request flag should first be set high before issuing

the ²HALT² instruction to enter the Idle/Sleep Mode.

Programming Considerations

When configured to run in the timer mode, the internal

system clock is used as the timer clock source and is

therefore synchronised with the overall operation of the

microcontroller. In this mode when the appropriate timer

register is full, the microcontroller will generate an internal

interrupt signal directing the program flow to the respec-

tive internal interrupt vector. For the pulse width capture

mode, the internal system clock is also used as the timer

clock source but the timer will only run when the correct

logic condition appears on the external timer input pin. As

this is an external event and not synchronised with the in-

ternal timer clock, the microcontroller will only see this ex-

ternal event when the next timer clock pulse arrives. As a

result, there may be small differences in measured val-

ues requiring programmers to take this into account dur-

ing programming. The same applies if the timer is

configured to be in the event counting mode, which again

is an external event and not synchronised with the inter-

nal system or timer clock.

Timer Program Example

The program shows how the Timer/Event Counter regis-

ters are setup along with how the interrupts are enabled

and managed. Note how the Timer/Event Counter is

turned on, by setting bit 4 of the Timer Control Register.

The Timer/Event Counter can be turned off in a similar

way by clearing the same bit. This example program

sets the Timer/Event Counters to be in the timer mode,

which uses the internal system clock as their clock

source.

When the Timer/Event Counter is read, or if data is writ-

ten to the preload register, the clock is inhibited to avoid

errors, however as this may result in a counting error, this

should be taken into account by the programmer. Care

must be taken to ensure that the timers are properly in-

itialised before using them for the first time. The associ-

ated timer enable bits in the interrupt control register must

Rev. 1.40

49

October 23, 2012

HT48R063/064/065/066/0662/067

·

PFD Programming Example

org 04h

; external interrupt vector

org 08h

jmp tmr0int

; Timer Counter 0 interrupt vector

; jump here when Timer 0 overflows

:

org 20h

:

;internal Timer 0 interrupt routine

; main program

:

tmr0int:

:

; Timer 0 main program placed here

:

begin:

;setup Timer 0 registers

mov a,09bh

mov tmr0,a

mov a,081h

mov tmr0c,a

; setup Timer 0 preload value

; setup Timer 0 control register

; timer mode and prescaler set to /2

;setup interrupt register

mov a,00dh

mov intc0,a

; enable master interrupt and both timer interrupts

:

set tmr0c.4

; start Timer 0

:

Time Base

The device includes a Time Base function which is used to generate a regular time interval signal.

The Time Base time interval magnitude is determined using an internal 13 stage counter sets the division ratio of the

clock source. This division ratio is controlled by both the TBSEL0 and TBSEL1 bits in the CTRL1 register. The clock

source is selected using the T0S bit in the TMR0C register.

When the Time Base time out, a Time Base interrupt signal will be generated. It should be noted that as the Time Base

clock source is the same as the Timer/Event Counter clock source, care should be taken when programming.

Rev. 1.40

50

October 23, 2012

HT48R063/064/065/066/0662/067

Pulse Width Modulator

The HT48R0662 and HT48R067 each contain an 8-bit

PWM function. Useful for such applications such as mo-

tor speed control, the PWM function provides outputs

with a fixed frequency but with a duty cycle that can be

varied by setting particular values into the correspond-

ing PWM register.

control using the CTRL0 and CTRL2 registers, the sub-

division of the waveform into its sub-modulation cycles

is implemented automatically within the microcontroller

hardware. The PWM clock source is the system clock

f_SYS. This method of dividing the original modulation cy-

cle into a further 2 or 4 sub-cycles enable the generation

of higher PWM frequencies which allow a wider range of

applications to be served. The difference between what

is known as the PWM cycle frequency and the PWM

modulation frequency should be understood. As the

PWM clock is the system clock, f_SYS, and as the PWM

value is 8-bits wide, the overall PWM cycle frequency is

P

W

M

0

R

e

g

i

s

t

e

r

8

-

b

i

t

C

o

m

p

a

r

P

a

M

t

o

W

r

0

f

_SYS/256. However, when in the 7+1 mode of operation

the PWM modulation frequency will be f_SYS/128, while

the PWM modulation frequency for the 6+2 mode of op-

eration will be f_SYS/64.

P

W

M

1

R

e

g

i

s

t

e

r

PWM

PWM Cycle PWM Cycle

8

-

b

i

t

C

o

m

p

a

r

P

a

M

t

o

W

r

1

Modulation

Frequency

Duty

f

_SYS/64 for (6+2) bits mode

_SYS/128for (7+1) bits mode

f

_SYS/256

[PWM]/256

f

P

W

M

2

R

e

g

i

s

t

e

r

6+2 PWM Mode

8

-

b

i

t

C

o

m

p

a

r

P

a

M

t

o

W

r

2

Each full PWM cycle, as it is controlled by an 8-bit PWM

register, has 256 clock periods. However, in the 6+2

PWM mode, each PWM cycle is subdivided into four in-

dividual sub-cycles known as modulation cycle 0 ~ mod-

ulation cycle 3, denoted as i in the table. Each one of

these four sub-cycles contains 64 clock cycles. In this

mode, a modulation frequency increase of four is

achieved. The 8-bit PWM register value, which repre-

sents the overall duty cycle of the PWM waveform, is di-

vided into two groups. The first group which consists of

bit2~bit7 is denoted here as the DC value. The second

group which consists of bit0~bit1 is known as the AC

value. In the 6+2 PWM mode, the duty cycle value of

each of the four modulation sub-cycles is shown in the

following table.

8

-

b

+

i

1

t

)

/

(

7

6

+

2

)

P

W

M

C

o

u

n

t

e

PWM Block Diagram

Device

Channels Mode Pins Registers

PA4

PC3

PWM0

PWM1

HT48R0662

HT48R067

2

3

6+2

7+1

PA4

PC3

PC2

PWM0

PWM1

PWM2

DC

Parameter

AC (0~3)

i<AC

(Duty Cycle)

PWM Operation

DC+1

64

A single register, known as PWMn and located in the

Data Memory is assigned to each Pulse Width Modula-

tor channel. It is here that the 8-bit value, which repre-

sents the overall duty cycle of one modulation cycle of

the output waveform, should be placed. To increase the

PWM modulation frequency, each modulation cycle is

subdivided into two or four individual modulation sub-

sections, known as the 7+1 mode or 6+2 mode respec-

tively. The required mode and the on/off control for each

PWM channel is selected using the CTRL0 and CTRL2

registers. Note that when using the PWM, it is only nec-

essary to write the required value into the PWMn regis-

ter and select the required mode setup and on/off

Modulation cycle i

(i=0~3)

DC

64

i³AC

6+2 Mode Modulation Cycle Values

The following diagram illustrates the waveforms associ-

ated with the 6+2 mode of PWM operation. It is impor-

tant to note how the single PWM cycle is subdivided into

4 individual modulation cycles, numbered from 0~3 and

how the AC value is related to the PWM value.

Rev. 1.40

51

October 23, 2012

HT48R063/064/065/066/0662/067

f

S

Y

S

[

P

W

M

]

=

1

0

1

2

3

P

W

M

2

5

/

6

4

2

5

6

/

6

4

2

5

6

/

6

4

2

5

/

6

4

2

5

6

/

6

4

2

6

/

6

4

2

5

/

6

4

P

W

M

m

o

d

u

l

a

S

t

Y

i

S

o

n

p

e

r

i

o

d

:

6

4

/

f

M

o

d

u

l

a

t

i

o

n

M

c

o

y

d

c

u

l

e

a

t

0

i

o

n

M

c

o

y

d

c

u

l

e

a

t

1

i

o

n

M

c

o

y

d

c

u

l

e

a

t

2

i

o

n

M

c

o

y

d

c

u

l

e

a

t

3

i

o

P

W

M

c

y

S

c

Y

l

S

e

:

2

5

6

/

f

6+2 PWM Mode

b

7

b

0

P

W

M

R

e

g

i

s

t

e

r

(

6

A

D

C

v

a

l

u

e

C

v

a

l

e

PWM Register for 6+2 Mode

7+1 PWM Mode

PWM Output Control

Each full PWM cycle, as it is controlled by an 8-bit PWM

register, has 256 clock periods. However, in the 7+1

PWM mode, each PWM cycle is subdivided into two indi-

vidual sub-cycles known as modulation cycle 0 ~ modula-

tion cycle 1, denoted as i in the table. Each one of these

two sub-cycles contains 128 clock cycles. In this mode, a

modulation frequency increase of two is achieved. The

8-bit PWM register value, which represents the overall

duty cycle of the PWM waveform, is divided into two

groups. The first group which consists of bit1~bit7 is de-

noted here as the DC value. The second group which

consists of bit0 is known as the AC value. In the 7+1

PWM mode, the duty cycle value of each of the two mod-

ulation sub-cycles is shown in the following table.

The PWM outputs are pin-shared with the I/O pins PA4,

PC2 and PC3. To operate as a PWM output and not as

an I/O pin, the correct bits must be set in the CTRL0 and

CTRL2 register. A zero value must also be written to the

corresponding bit in the I/O port control register PAC.4,

PCC.2 and PCC.3 to ensure that the corresponding

PWM output pin is setup as an output. After these two

initial steps have been carried out, and of course after

the required PWM value has been written into the

PWMn register, writing a high value to the correspond-

ing bit in the output data register PA.4, PC.2 and PC.3

will enable the PWM data to appear on the pin. Writing a

zero value will disable the PWM output function and

force the output low. In this way, the Port data output

registers can be used as an on/off control for the PWM

function. Note that if the CTRL0 and CTRL2 registers

have selected the PWM function, but a high value has

been written to its corresponding bit in the PAC or PCC

control register to configure the pin as an input, then the

pin can still function as a normal input line, with pull-high

resistor options.

DC

Parameter

AC (0~1)

i<AC

(Duty Cycle)

DC+1

128

Modulation cycle i

(i=0~1)

DC

i³AC

128

7+1 Mode Modulation Cycle Values

The following diagram illustrates the waveforms associ-

ated with the 7+1 mode PWM operation. It is important

to note how the single PWM cycle is subdivided into 2 in-

dividual modulation cycles, numbered 0 and 1 and how

the AC value is related to the PWM value.

Rev. 1.40

52

October 23, 2012

HT48R063/064/065/066/0662/067

f

S

Y

S

[

P

W

M

]

=

1

0

1

2

3

P

W

M

5

0

1

/

1

2

8

5

0

1

/

1

2

8

5

0

1

2

/

1

2

8

5

2

/

1

2

8

P

W

M

m

o

d

u

l

a

S

t

Y

i

S

o

n

p

e

r

i

o

d

:

1

2

8

/

f

M

o

d

u

l

a

t

i

o

n

c

y

c

l

e

0

M

o

d

u

l

a

t

i

o

n

c

y

c

l

e

M

o

1

d

u

l

a

t

i

o

P

W

M

c

y

S

c

Y

l

S

e

:

2

5

6

/

f

7+1 PWM Mode

b

7

b

0

P

W

M

R

e

g

i

s

t

e

r

(

7

A

D

C

v

a

l

u

e

C

v

a

l

e

PWM Register for 7+1 Mode

·

PWM Programming Example

The following sample program shows how the PWM0 output is setup and controlled.

mov a,64h

mov pwm0,a

set ctrl0.5

set ctrl0.3

clr pac.4

set pa.4

: :

; setup PWM value of decimal 100

; select the 7+1 PWM mode

; select pin PA4 to have a PWM function

; setup pin PA4 as an output

; enable the PWM output

clr pa.4

; disable the PWM output _ pin

; PA4 forced low

Rev. 1.40

53

October 23, 2012

HT48R063/064/065/066/0662/067

Interrupts

Interrupts are an important part of any microcontroller

system. When an external event or an internal function

such as a Timer/Event Counter or Time Base requires

microcontroller attention, their corresponding interrupt

will enforce a temporary suspension of the main pro-

gram allowing the microcontroller to direct attention to

their respective needs.

Counter will then be loaded with a new address which

will be the value of the corresponding interrupt vector.

The microcontroller will then fetch its next instruction

from this interrupt vector. The instruction at this vector

will usually be a JMP statement which will jump to an-

other section of program which is known as the interrupt

service routine. Here is located the code to control the

appropriate interrupt. The interrupt service routine must

be terminated with a RETI instruction, which retrieves

the original Program Counter address from the stack

and allows the microcontroller to continue with normal

execution at the point where the interrupt occurred.

The devices contain a single external interrupt and mul-

tiple internal interrupts. The external interrupt is con-

trolled by the action of the external interrupt pin, while

the internal interrupt is controlled by the Timer/Event

Counters and Time Base overflows.

The various interrupt enable bits, together with their as-

sociated request flags, are shown in the following dia-

gram with their order of priority.

Interrupt Register

Overall interrupt control, which means interrupt enabling

and request flag setting, is controlled by using two regis-

ters, INTC0 and INTC1. By controlling the appropriate

enable bits in this registers each individual interrupt can

be enabled or disabled. Also when an interrupt occurs,

the corresponding request flag will be set by the

microcontroller. The global enable flag if cleared to zero

will disable all interrupts.

Once an interrupt subroutine is serviced, all the other in-

terrupts will be blocked, as the EMI bit will be cleared au-

tomatically. This will prevent any further interrupt nesting

from occurring. However, if other interrupt requests oc-

cur during this interval, although the interrupt will not be

immediately serviced, the request flag will still be re-

corded. If an interrupt requires immediate servicing

while the program is already in another interrupt service

routine, the EMI bit should be set after entering the rou-

tine, to allow interrupt nesting. If the stack is full, the in-

terrupt request will not be acknowledged, even if the

related interrupt is enabled, until the Stack Pointer is

decremented. If immediate service is desired, the stack

must be prevented from becoming full.

Interrupt Operation

A Timer/Event Counter overflow, a Time Base event or

an active edge on the external interrupt pin will all gener-

ate an interrupt request by setting their corresponding

request flag, if their appropriate interrupt enable bit is

set. When this happens, the Program Counter, which

stores the address of the next instruction to be exe-

cuted, will be transferred onto the stack. The Program

A

u

t

o

m

a

t

i

c

a

l

y

D

i

s

a

b

l

e

d

w

h

e

n

A

u

t

o

m

a

t

i

c

a

l

y

e

C

v

l

e

n

a

t

r

e

i

d

s

b

s

y

e

r

I

v

S

i

R

c

e

d

E

n

a

b

l

e

d

m

M

a

n

u

a

l

y

S

e

t

o

r

a

C

u

l

t

e

o

a

m

r

a

e

t

d

i

c

b

a

y

l

S

y

o

w

f

t

i

w

t

h

a

r

R

e

E

T

I

i

n

s

P

r

i

o

r

i

t

y

H

i

g

h

E

x

t

e

r

n

a

l

I

n

t

e

r

E

u

p

t

I

T

N

T

E

M

I

R

e

q

u

e

s

t

F

l

a

g

I

N

T

F

T

i

m

e

r

/

E

v

e

n

t

C

o

u

n

t

e

r

0

1

E

I

n

t

e

r

u

p

t

R

e

q

u

e

s

t

F

l

a

g

T

0

F

T

i

m

e

r

/

E

v

e

n

t

C

o

u

n

t

e

r

1

2

I

n

t

e

r

u

p

t

I

n

t

e

r

u

p

t

R

e

q

u

e

s

t

F

l

a

g

T

1

2

F

P

o

l

i

n

g

T

i

m

e

r

/

E

v

e

n

T

2

B

E

M

I

n

t

e

r

u

p

t

R

E

T

i

m

e

B

a

s

e

E

M

I

n

t

e

r

u

p

t

R

e

q

u

e

s

t

F

l

a

g

T

B

F

L o

w

Interrupt Scheme

Rev. 1.40

54

October 23, 2012

HT48R063/064/065/066/0662/067

When an interrupt request is generated it takes 2 or 3 in-

struction cycle before the program jumps to the interrupt

vector. If the device is in the Sleep or Idle Mode and is

woken up by an interrupt request then it will take 3 cy-

cles before the program jumps to the interrupt vector.

HT48R066

Interrupt Source

Priority Vector

External Interrupt

1

2

3

4

04H

08H

0CH

10H

Timer/Event Counter 0 Overflow

Timer/Event Counter 1 Overflow

Time Base Overflow

Main

Program

Interrupt Request or

Interrupt Flag Set by Instruction

HT48R0662

Interrupt Source

N

Enable Bit Set ?

Priority Vector

External Interrupt

1

2

04H

08H

0CH

10H

14H

Y

Main

Automatically Disable Interrupt

Program

Timer/Event Counter 0 Overflow

Timer/Event Counter 1 Overflow

¾

Clear EMI & Request Flag

Wait for 2 ~ 3 Instruction Cycles

ISR Entry

3

¾

4

Time Base Overflow

HT48R067

Interrupt Source

Priority Vector

RETI

(it will set EMI automatically)

External Interrupt

1

2

04H

08H

0CH

10H

14H

18H

Timer/Event Counter 0 Overflow

Timer/Event Counter 1 Overflow

Timer/Event Counter 2 Overflow

¾

Interrupt Flow

3

4

Interrupt Priority

Interrupts, occurring in the interval between the rising

edges of two consecutive T2 pulses, will be serviced on

the latter of the two T2 pulses, if the corresponding inter-

rupts are enabled. In case of simultaneous requests, the

following table shows the priority that is applied. These

can be masked by resetting the EMI bit.

¾

5

Time Base Overflow

In cases where both external and internal interrupts are

enabled and where an external and internal interrupt oc-

curs simultaneously, the external interrupt will always

have priority and will therefore be serviced first. Suitable

masking of the individual interrupts using the interrupt

registers can prevent simultaneous occurrences.

HT48R063/064/065

Interrupt Source

Priority Vector

External Interrupt

1

2

3

04H

08H

0CH

Timer/Event Counter 0 Overflow

Time Base Overflow

Rev. 1.40

55

October 23, 2012

HT48R063/064/065/066/0662/067

External Interrupt

The external interrupt pin is pin-shared with the I/O pin

PA3 and can only be configured as an external interrupt

pin if the corresponding external interrupt enable bit in

the INTC0 register has been set and the edge trigger

type has been selected using the CTRL1 register. The

pin must also be setup as an input by setting the corre-

sponding PAC.3 bit in the port control register. When the

interrupt is enabled, the stack is not full and a transition

appears on the external interrupt pin, a subroutine call to

the external interrupt vector at location 04H, will take

place. When the interrupt is serviced, the external inter-

rupt request flag, INTF, will be automatically reset and

the EMI bit will be automatically cleared to disable other

interrupts. Note that any pull-high resistor connections

on this pin will remain valid even if the pin is used as an

external interrupt input.

For an external interrupt to occur, the global interrupt en-

able bit, EMI, and external interrupt enable bit, INTE,

must first be set. An actual external interrupt will take

place when the external interrupt request flag, INTF, is

set, a situation that will occur when an edge transition

appears on the external INT line. The type of transition

that will trigger an external interrupt, whether high to low,

low to high or both is determined by the INTEG0 and

INTEG1 bits, which are bits 6 and 7 respectively, in the

CTRL1 control register. These two bits can also disable

the external interrupt function.

INTEG1

INTEG0

Edge Trigger Type

External interrupt disable

Rising edge Trigger

Falling edge Trigger

Both edge Trigger

0

1

0

1

0

1

·

HT48R063/HT48R064/HT48R065

¨

INTC0 Register

Bit

Name

R/W

7

6

5

4

3

2

1

INTE

R/W

0

TBF

R/W

0

T0F

R/W

0

INTF

R/W

0

TBE

R/W

0

T0E

R/W

0

EMI

R/W

0

¾

POR

Bit 7

Bit 6

unimplemented, read as ²0²

TBF: Time Base event interrupt request flag

0: inactive

1: active

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

T0F: Timer/Event Counter 0 interrupt request flag

0: inactive

1: active

INTF: External interrupt request flag

0: inactive

1: active

TBE: Time base event interrupt enable

0: disable

1: enable

T0E: Timer/Event Counter 0 interrupt enable

0: disable

1: enable

INTE: external interrupt enable

0: disable

1: enable

EMI: Master interrupt global enable

0: disable

1: enable

Rev. 1.40

56

October 23, 2012

HT48R063/064/065/066/0662/067

·

HT48R066

¨

INTC0 Register

Bit

Name

R/W

7

6

5

4

INTF

R/W

0

3

2

1

INTE

R/W

0

T1F

R/W

0

T0F

R/W

0

T1E

R/W

0

T0E

R/W

0

EMI

R/W

0

¾

POR

Bit 7

Bit 6

unimplemented, read as ²0²

T1F: Timer/Event Counter 1 interrupt request flag

0: inactive

1: active

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

T0F: Timer/Event Counter 0 interrupt request flag

0: inactive

1: active

INTF: External interrupt request flag

0: inactive

1: active

T1E: Timer/Event Counter 1 interrupt enable

0: disable

1: enable

T0E: Timer/Event Counter 0 interrupt enable

0: disable

1: enable

INTE: external interrupt enable

0: disable

1: enable

EMI: Master interrupt global enable

0: disable

1: enable

¨

INTC1 Register

Bit

Name

R/W

7

6

5

4

3

2

1

0

TBF

R/W

0

TBE

R/W

0

¾

POR

Bit 7~5,3~1

Bit 4

unimplemented, read as ²0²

TBF: Time Base event interrupt request flag

0: inactive

1: active

Bit 0

TBE: Time base event interrupt enable

0: disable

1: enable

Rev. 1.40

57

October 23, 2012

HT48R063/064/065/066/0662/067

·

HT48R0662

¨

INTC0 Register

Bit

Name

R/W

7

6

5

4

INTF

R/W

0

3

2

1

INTE

R/W

0

T1F

R/W

0

T0F

R/W

0

T1E

R/W

0

T0E

R/W

0

EMI

R/W

0

¾

POR

Bit 7

Bit 6

unimplemented, read as ²0²

T1F: Timer/Event Counter 1 interrupt request flag

0: inactive

1: active

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

T0F: Timer/Event Counter 0 interrupt request flag

0: inactive

1: active

INTF: External interrupt request flag

0: inactive

1: active

T1E: Timer/Event Counter 1 interrupt enable

0: disable

1: enable

T0E: Timer/Event Counter 0 interrupt enable

0: disable

1: enable

INTE: external interrupt enable

0: disable

1: enable

EMI: Master interrupt global enable

0: disable

1: enable

¨

INTC1 Register

Bit

Name

R/W

7

6

5

4

3

2

1

0

TBF

R/W

0

TBE

R/W

0

¾

POR

Bit 7~6,4~3,0 unimplemented, read as ²0²

Bit 5

Bit 1

TBF: Time Base event interrupt request flag

0: inactive

1: active

TBE: Time base event interrupt enable

0: disable

1: enable

Rev. 1.40

58

October 23, 2012

HT48R063/064/065/066/0662/067

·

HT48R067

¨

INTC0 Register

Bit

Name

R/W

7

6

5

4

INTF

R/W

0

3

2

1

INTE

R/W

0

T1F

R/W

0

T0F

R/W

0

T1E

R/W

0

T0E

R/W

0

EMI

R/W

0

¾

POR

Bit 7

Bit 6

unimplemented, read as ²0²

T1F: Timer/Event Counter 1 interrupt request flag

0: inactive

1: active

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

T0F: Timer/Event Counter 0 interrupt request flag

0: inactive

1: active

INTF: External interrupt request flag

0: inactive

1: active

T1E: Timer/Event Counter 1 interrupt enable

0: disable

1: enable

T0E: Timer/Event Counter 0 interrupt enable

0: disable

1: enable

INTE: external interrupt enable

0: disable

1: enable

EMI: Master interrupt global enable

0: disable

1: enable

¨

INTC1 Register

Bit

Name

R/W

7

6

5

4

3

2

1

0

TBF

R/W

0

T2F

R/W

0

TBE

R/W

0

T2E

R/W

0

¾

POR

Bit 7,5,3,1

Bit 6

unimplemented, read as ²0²

TBF: Time Base event interrupt request flag

0: inactive

1: active

Bit 4

Bit 2

Bit 0

T2F: Timer/Event Counter 2 interrupt request flag

0: inactive

1: active

TBE: Time base event interrupt enable

0: disable

1: enable

T2E: Timer/Event Counter 2 interrupt enable

0: disable

1: enable

Rev. 1.40

59

October 23, 2012

HT48R063/064/065/066/0662/067

Timer/Event Counter Interrupt

SCOM Function for LCD

For a Timer/Event Counter interrupt to occur, the global

interrupt enable bit, EMI, and the corresponding timer

interrupt enable bit, TnE, must first be set. An actual

Timer/Event Counter interrupt will take place when the

Timer/Event Counter request flag, TnF, is set, a situation

that will occur when the relevant Timer/Event Counter

overflows. When the interrupt is enabled, the stack is

not full and a Timer/Event Counter n overflow occurs, a

subroutine call to the relevant timer interrupt vector, will

take place. When the interrupt is serviced, the timer in-

terrupt request flag, TnF, will be automatically reset and

the EMI bit will be automatically cleared to disable other

interrupts.

The devices have the capability of driving external LCD

panels. The common pins for LCD driving, SCOM0~

SCOM3, are pin shared with certain pin on the PB0~

PB3 port. The LCD signals (COM and SEG) are gener-

ated using the application program.

LCD Operation

An external LCD panel can be driven using this device

by configuring the PB0~PB3 pins as common pins and

using other output ports lines as segment pins. The LCD

driver function is controlled using the SCOMC register

which in addition to controlling the overall on/off function

also controls the bias voltage setup function. This en-

ables the LCD COM driver to generate the necessary

V_DD/2 voltage levels for LCD 1/2 bias operation.

Time Base Interrupt

For a time base interrupt to occur the global interrupt en-

able bit EMI and the corresponding interrupt enable bit

TBE, must first be set. An actual Time Base interrupt will

take place when the time base request flag TBF is set, a

situation that will occur when the Time Base overflows.

When the interrupt is enabled, the stack is not full and a

time base overflow occurs a subroutine call to time base

vector will take place. When the interrupt is serviced, the

time base interrupt flag. TBF will be automatically reset

and the EMI bit will be automatically cleared to disable

other interrupts.

The SCOMEN bit in the SCOMC register is the overall

master control for the LCD Driver, however this bit is

used in conjunction with the COMnEN bits to select

which Port B pins are used for LCD driving. Note that the

Port Control register does not need to first setup the pins

as outputs to enable the LCD driver operation.

V

D

S

C

O

M

o

p

e

r

a

t

i

n

g

V

D

/

D

2

S

C

O

M

0

S

C

O

M

3

Programming Considerations

C

O

M

n

E

N

By disabling the interrupt enable bits, a requested inter-

rupt can be prevented from being serviced, however,

once an interrupt request flag is set, it will remain in this

condition in the interrupt register until the corresponding

interrupt is serviced or until the request flag is cleared by

a software instruction.

S

C

O

M

E

N

SCOM Circuit

SCOMEN COMnEN Pin Function O/P Level

It is recommended that programs do not use the ²CALL

subroutine² instruction within the interrupt subroutine.

Interrupts often occur in an unpredictable manner or

need to be serviced immediately in some applications. If

only one stack is left and the interrupt is not well con-

trolled, the original control sequence will be damaged

once a ²CALL subroutine² is executed in the interrupt

subroutine.

0

1

X

0

1

I/O

0 or 1

SCOMN

V_DD/2

Output Control

All of these interrupts have the capability of waking up

the processor when in the Idle/Sleep Mode.

Only the Program Counter is pushed onto the stack. If

the contents of the register or status register are altered

by the interrupt service program, which may corrupt the

desired control sequence, then the contents should be

saved in advance.

Rev. 1.40

60

October 23, 2012

HT48R063/064/065/066/0662/067

LCD Bias Control

The LCD COM driver enables a range of selections to be provided to suit the requirement of the LCD panel which is be-

ing used. The bias resistor choice is implemented using the ISEL1 and ISEL0 bits in the SCOMC register.

·

SCOMC Register

Bit

Name

R/W

7

¾

6

ISEL1

R/W

0

5

ISEL0

R/W

0

4

3

2

1

0

SCOMEN COM3EN COM2EN COM1EN COM0EN

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

POR

Bit 7

Reserved bit

1: Unpredictable operation - bit must NOT be set high

0: Correct level - bit must be reset to zero for correct operation

Bit 6,5

ISEL1, ISEL0: SCOM operating current selection (V_DD=5V)

00: 25mA

01: 50mA

10: 100mA

11: 200mA

Bit 4

SCOMEN: SCOM module On/Off control

0: disable

1: enable

SCOMn can be enable by COMnEN if SCOMEN=1

Bit 3

Bit 2

Bit 1

Bit 0

COM3EN: PB3 or SCOM3 selection

0: GPIO

1: SCOM3

COM2EN: PB2 or SCOM2 selection

0: GPIO

1: SCOM2

COM1EN: PB1 or SCOM1 selection

0: GPIO

1: SCOM1

COM0EN: PB0 or SCOM0 selection

0: GPIO

1: SCOM0

Rev. 1.40

61

October 23, 2012

HT48R063/064/065/066/0662/067

Configuration Options

Configuration options refer to certain options within the MCU that are programmed into the OTP Program Memory de-

vice during the programming process. During the development process, these options are selected using the HT-IDE

software development tools. As these options are programmed into the device using the hardware programming tools,

once they are selected they cannot be changed later by the application software. All options must be defined for proper

system function, the details of which are shown in the table.

No.

Options

1

Watchdog Timer: enable or disable

Watchdog Timer clock source: LXT, LIRC or f_SYS/4

2

3

Note: LXT oscillator must be selected by OSC configuration option if WDT clock source is from LXT.

CLRWDT instructions: 1 or 2 instructions

(1)For HT48R063/HT48R064/HT48R065/HT48R066

System oscillator configuration: HXT, HIRC, ERC, HIRC + LXT

(2)For HT48R0662/HT48R067

4

System oscillator configuration: HXT, HIRC, ERC, HXT + LXT, HIRC + LXT, ERC + LXT

5

6

7

8

9

LVR function: enable or disable

LVR voltage: 2.1V, 3.15V or 4.2V

RES or PA7 pin function

SST: 1024 or 2 clocks (determine t_SSTfor HIRC/ERC)

Internal RC: 4MHz, 8MHz or 12MHz

Application Circuits

V

D

0

.

m

0

F

1

V

D

R

e

s

e

t

1

W

0 ~ k

P

A

0

1

/

P

F

D

C

i

r

c

u

i

t

1

0

W

0

k

1

N

4

1

4

8

0

m

. F 1

R

E

S

/

P

A

7

P

A

2

/

T

M

R

0

3

0

W

0

.

1

m

F

~

1

P

A

3

/

I

N

T

P

A

4

V

S

P

B

0

~

P

B

7

P

C

D

0

~

P

C

D

7

O

S

C

1

2

O

S

C

i

r

c

u

i

t

S

e

O

s

c

i

l

a

t

o

r

P

E

F

0

~

P

E

1

S

e

c

t

i

o

n

0

~

P

F

1

X

T

1

2

O

S

C

i

r

c

u

i

t

S

e

O

s

c

i

l

a

t

o

r

S

e

c

t

i

o

n

Rev. 1.40

62

October 23, 2012

HT48R063/064/065/066/0662/067

Instruction Set

Introduction

subtract instruction mnemonics to enable the necessary

arithmetic to be carried out. Care must be taken to en-

sure correct handling of carry and borrow data when re-

sults exceed 255 for addition and less than 0 for

subtraction. The increment and decrement instructions

INC, INCA, DEC and DECA provide a simple means of

increasing or decreasing by a value of one of the values

in the destination specified.

Central to the successful operation of any

microcontroller is its instruction set, which is a set of pro-

gram instruction codes that directs the microcontroller to

perform certain operations. In the case of Holtek

microcontrollers, a comprehensive and flexible set of

over 60 instructions is provided to enable programmers

to implement their application with the minimum of pro-

gramming overheads.

Logical and Rotate Operations

For easier understanding of the various instruction

codes, they have been subdivided into several func-

tional groupings.

The standard logical operations such as AND, OR, XOR

and CPL all have their own instruction within the Holtek

microcontroller instruction set. As with the case of most

instructions involving data manipulation, data must pass

through the Accumulator which may involve additional

programming steps. In all logical data operations, the

zero flag may be set if the result of the operation is zero.

Another form of logical data manipulation comes from

the rotate instructions such as RR, RL, RRC and RLC

which provide a simple means of rotating one bit right or

left. Different rotate instructions exist depending on pro-

gram requirements. Rotate instructions are useful for

serial port programming applications where data can be

rotated from an internal register into the Carry bit from

where it can be examined and the necessary serial bit

set high or low. Another application where rotate data

operations are used is to implement multiplication and

division calculations.

Instruction Timing

Most instructions are implemented within one instruc-

tion cycle. The exceptions to this are branch, call, or ta-

ble read instructions where two instruction cycles are

required. One instruction cycle is equal to 4 system

clock cycles, therefore in the case of an 8MHz system

oscillator, most instructions would be implemented

within 0.5ms and branch or call instructions would be im-

plemented within 1ms. Although instructions which re-

quire one more cycle to implement are generally limited

to the JMP, CALL, RET, RETI and table read instruc-

tions, it is important to realize that any other instructions

which involve manipulation of the Program Counter Low

register or PCL will also take one more cycle to imple-

ment. As instructions which change the contents of the

PCL will imply a direct jump to that new address, one

more cycle will be required. Examples of such instruc-

tions would be ²CLR PCL² or ²MOV PCL, A². For the

case of skip instructions, it must be noted that if the re-

sult of the comparison involves a skip operation then

this will also take one more cycle, if no skip is involved

then only one cycle is required.

Branches and Control Transfer

Program branching takes the form of either jumps to

specified locations using the JMP instruction or to a sub-

routine using the CALL instruction. They differ in the

sense that in the case of a subroutine call, the program

must return to the instruction immediately when the sub-

routine has been carried out. This is done by placing a

return instruction RET in the subroutine which will cause

the program to jump back to the address right after the

CALL instruction. In the case of a JMP instruction, the

program simply jumps to the desired location. There is

no requirement to jump back to the original jumping off

point as in the case of the CALL instruction. One special

and extremely useful set of branch instructions are the

conditional branches. Here a decision is first made re-

garding the condition of a certain data memory or indi-

vidual bits. Depending upon the conditions, the program

will continue with the next instruction or skip over it and

jump to the following instruction. These instructions are

the key to decision making and branching within the pro-

gram perhaps determined by the condition of certain in-

put switches or by the condition of internal data bits.

Moving and Transferring Data

The transfer of data within the microcontroller program

is one of the most frequently used operations. Making

use of three kinds of MOV instructions, data can be

transferred from registers to the Accumulator and

vice-versa as well as being able to move specific imme-

diate data directly into the Accumulator. One of the most

important data transfer applications is to receive data

from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and

data manipulation is a necessary feature of most

microcontroller applications. Within the Holtek

microcontroller instruction set are a range of add and

Rev. 1.40

63

October 23, 2012

HT48R063/064/065/066/0662/067

Bit Operations

Other Operations

The ability to provide single bit operations on Data Mem-

ory is an extremely flexible feature of all Holtek

microcontrollers. This feature is especially useful for

output port bit programming where individual bits or port

pins can be directly set high or low using either the ²SET

[m].i² or ²CLR [m].i² instructions respectively. The fea-

ture removes the need for programmers to first read the

8-bit output port, manipulate the input data to ensure

that other bits are not changed and then output the port

with the correct new data. This read-modify-write pro-

cess is taken care of automatically when these bit oper-

ation instructions are used.

In addition to the above functional instructions, a range

of other instructions also exist such as the ²HALT² in-

struction for Power-down operations and instructions to

control the operation of the Watchdog Timer for reliable

program operations under extreme electric or electro-

magnetic environments. For their relevant operations,

refer to the functional related sections.

Instruction Set Summary

The following table depicts a summary of the instruction

set categorised according to function and can be con-

sulted as a basic instruction reference using the follow-

ing listed conventions.

Table Read Operations

Table conventions:

Data storage is normally implemented by using regis-

ters. However, when working with large amounts of

fixed data, the volume involved often makes it inconve-

nient to store the fixed data in the Data Memory. To over-

come this problem, Holtek microcontrollers allow an

area of Program Memory to be setup as a table where

data can be directly stored. A set of easy to use instruc-

tions provides the means by which this fixed data can be

referenced and retrieved from the Program Memory.

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

Mnemonic

Arithmetic

Description

Cycles Flag Affected

ADD A,[m]

ADDM A,[m]

ADD A,x

Add Data Memory to ACC

1

1^Note

1

Z, C, AC, OV

C

Add ACC to Data Memory

Add immediate data to ACC

ADC A,[m]

ADCM A,[m]

SUB A,x

Add Data Memory to ACC with Carry

1

1^Note

Add ACC to Data memory with Carry

Subtract immediate data from the ACC

Subtract Data Memory from ACC

1

SUB A,[m]

SUBM A,[m]

SBC A,[m]

SBCM A,[m]

DAA [m]

1

1^Note

Subtract Data Memory from ACC with result in Data Memory

Subtract Data Memory from ACC with Carry

Subtract Data Memory from ACC with Carry, result in Data Memory

Decimal adjust ACC for Addition with result in Data Memory

1

1^Note

Logic Operation

AND A,[m]

OR A,[m]

XOR A,[m]

ANDM A,[m]

ORM A,[m]

XORM A,[m]

AND A,x

Logical AND Data Memory to ACC

Logical OR Data Memory to ACC

Logical XOR Data Memory to ACC

Logical AND ACC to Data Memory

Logical OR ACC to Data Memory

Logical XOR ACC to Data Memory

Logical AND immediate Data to ACC

Logical OR immediate Data to ACC

Logical XOR immediate Data to ACC

Complement Data Memory

1

Z

1

1^Note

1

OR A,x

1

XOR A,x

1

1^Note

CPL [m]

CPLA [m]

Complement Data Memory with result in ACC

1

Increment & Decrement

INCA [m]

INC [m]

Increment Data Memory with result in ACC

1

Z

Increment Data Memory

1^Note

DECA [m]

DEC [m]

Decrement Data Memory with result in ACC

Decrement Data Memory

1

1^Note

Rev. 1.40

64

October 23, 2012

HT48R063/064/065/066/0662/067

Mnemonic

Rotate

Description

Cycles Flag Affected

RRA [m]

RR [m]

Rotate Data Memory right with result in ACC

Rotate Data Memory right

1

1^Note

1

1^Note

1

1^Note

None

C

RRCA [m]

RRC [m]

RLA [m]

RL [m]

Rotate Data Memory right through Carry with result in ACC

Rotate Data Memory right through Carry

Rotate Data Memory left with result in ACC

Rotate Data Memory left

C

None

C

RLCA [m]

RLC [m]

Rotate Data Memory left through Carry with result in ACC

Rotate Data Memory left through Carry

1

1^Note

C

Data Move

MOV A,[m]

MOV [m],A

MOV A,x

Move Data Memory to ACC

Move ACC to Data Memory

Move immediate data to ACC

1

1^Note

1

None

Bit Operation

CLR [m].i

SET [m].i

Clear bit of Data Memory

Set bit of Data Memory

1^Note

None

Branch

JMP addr

SZ [m]

Jump unconditionally

2

None

Skip if Data Memory is zero

1^Note

1^note

1^Note

2

SZA [m]

SZ [m].i

SNZ [m].i

SIZ [m]

Skip if Data Memory is zero with data movement to ACC

Skip if bit i of Data Memory is zero

Skip if bit i of Data Memory is not zero

Skip if increment Data Memory is zero

Skip if decrement Data Memory is zero

Skip if increment Data Memory is zero with result in ACC

Skip if decrement Data Memory is zero with result in ACC

Subroutine call

SDZ [m]

SIZA [m]

SDZA [m]

CALL addr

RET

Return from subroutine

2

RET A,x

RETI

Return from subroutine and load immediate data to ACC

Return from interrupt

2

Table Read

TABRDC [m]

TABRDL [m]

Read table (current page) to TBLH and Data Memory

Read table (last page) to TBLH and Data Memory

2^Note

None

Miscellaneous

NOP

No operation

1

1^Note

1

None

CLR [m]

Clear Data Memory

SET [m]

Set Data Memory

None

CLR WDT

CLR WDT1

CLR WDT2

SWAP [m]

SWAPA [m]

HALT

Clear Watchdog Timer

TO, PDF

None

Pre-clear Watchdog Timer

Swap nibbles of Data Memory

Swap nibbles of Data Memory with result in ACC

Enter Idle/Sleep Mode

1

1^Note

1

None

1

TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required,

if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

3. For the ²CLR WDT1² and ²CLR WDT2² instructions the TO and PDF flags may be affected by

the execution status. The TO and PDF flags are cleared after both ²CLR WDT1² and

²CLR WDT2² instructions are consecutively executed. Otherwise the TO and PDF flags

remain unchanged.

Rev. 1.40

65

October 23, 2012

HT48R063/064/065/066/0662/067

Instruction Definition

ADC A,[m]

Add Data Memory to ACC with Carry

Description

The contents of the specified Data Memory, Accumulator and the carry flag are added. The

result is stored in the Accumulator.

Operation

ACC ¬ ACC + [m] + C

Affected flag(s)

OV, Z, AC, C

ADCM A,[m]

Add ACC to Data Memory with Carry

Description

The contents of the specified Data Memory, Accumulator and the carry flag are added. The

result is stored in the specified Data Memory.

Operation

[m] ¬ ACC + [m] + C

Affected flag(s)

OV, Z, AC, C

ADD A,[m]

Add Data Memory to ACC

Description

The contents of the specified Data Memory and the Accumulator are added. The result is

stored in the Accumulator.

Operation

ACC ¬ ACC + [m]

Affected flag(s)

OV, Z, AC, C

ADD A,x

Add immediate data to ACC

Description

The contents of the Accumulator and the specified immediate data are added. The result is

stored in the Accumulator.

Operation

ACC ¬ ACC + x

Affected flag(s)

OV, Z, AC, C

ADDM A,[m]

Add ACC to Data Memory

Description

The contents of the specified Data Memory and the Accumulator are added. The result is

stored in the specified Data Memory.

Operation

[m] ¬ ACC + [m]

Affected flag(s)

OV, Z, AC, C

AND A,[m]

Logical AND Data Memory to ACC

Description

Data in the Accumulator and the specified Data Memory perform a bitwise logical AND op-

eration. The result is stored in the Accumulator.

Operation

ACC ¬ ACC ²AND² [m]

Affected flag(s)

Z

AND A,x

Logical AND immediate data to ACC

Description

Data in the Accumulator and the specified immediate data perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation

ACC ¬ ACC ²AND² x

Affected flag(s)

Z

ANDM A,[m]

Logical AND ACC to Data Memory

Description

Data in the specified Data Memory and the Accumulator perform a bitwise logical AND op-

eration. The result is stored in the Data Memory.

Operation

[m] ¬ ACC ²AND² [m]

Affected flag(s)

Z

Rev. 1.40

66

October 23, 2012

HT48R063/064/065/066/0662/067

CALL addr

Subroutine call

Description

Unconditionally calls a subroutine at the specified address. The Program Counter then in-

crements by 1 to obtain the address of the next instruction which is then pushed onto the

stack. The specified address is then loaded and the program continues execution from this

new address. As this instruction requires an additional operation, it is a two cycle instruc-

tion.

Operation

Stack ¬ Program Counter + 1

Program Counter ¬ addr

Affected flag(s)

None

CLR [m]

Clear Data Memory

Description

Operation

Each bit of the specified Data Memory is cleared to 0.

[m] ¬ 00H

Affected flag(s)

None

CLR [m].i

Clear bit of Data Memory

Description

Operation

Bit i of the specified Data Memory is cleared to 0.

[m].i ¬ 0

Affected flag(s)

None

CLR WDT

Description

Operation

Clear Watchdog Timer

The TO, PDF flags and the WDT are all cleared.

WDT cleared

TO ¬ 0

PDF ¬ 0

Affected flag(s)

TO, PDF

CLR WDT1

Pre-clear Watchdog Timer

Description

The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc-

tion with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Re-

petitively executing this instruction without alternately executing CLR WDT2 will have no

effect.

Operation

WDT cleared

TO ¬ 0

PDF ¬ 0

Affected flag(s)

TO, PDF

CLR WDT2

Pre-clear Watchdog Timer

Description

The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc-

tion with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Re-

petitively executing this instruction without alternately executing CLR WDT1 will have no

effect.

Operation

WDT cleared

TO ¬ 0

PDF ¬ 0

Affected flag(s)

TO, PDF

Rev. 1.40

67

October 23, 2012

HT48R063/064/065/066/0662/067

CPL [m]

Complement Data Memory

Description

Each bit of the specified Data Memory is logically complemented (1¢s complement). Bits

which previously contained a 1 are changed to 0 and vice versa.

Operation

[m] ¬ [m]

Affected flag(s)

Z

CPLA [m]

Complement Data Memory with result in ACC

Description

Each bit of the specified Data Memory is logically complemented (1¢s complement). Bits

which previously contained a 1 are changed to 0 and vice versa. The complemented result

is stored in the Accumulator and the contents of the Data Memory remain unchanged.

Operation

ACC ¬ [m]

Affected flag(s)

Z

DAA [m]

Decimal-Adjust ACC for addition with result in Data Memory

Description

Convert the contents of the Accumulator value to a BCD ( Binary Coded Decimal) value re-

sulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or

if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble

remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of

6 will be added to the high nibble. Essentially, the decimal conversion is performed by add-

ing 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C

flag may be affected by this instruction which indicates that if the original BCD sum is

greater than 100, it allows multiple precision decimal addition.

Operation

[m] ¬ ACC + 00H or

[m] ¬ ACC + 06H or

[m] ¬ ACC + 60H or

[m] ¬ ACC + 66H

Affected flag(s)

C

DEC [m]

Decrement Data Memory

Description

Operation

Data in the specified Data Memory is decremented by 1.

[m] ¬ [m] - 1

Affected flag(s)

Z

DECA [m]

Decrement Data Memory with result in ACC

Description

Data in the specified Data Memory is decremented by 1. The result is stored in the Accu-

mulator. The contents of the Data Memory remain unchanged.

Operation

ACC ¬ [m] - 1

Affected flag(s)

Z

HALT

Enter power down mode

Description

This instruction stops the program execution and turns off the system clock. The contents

of the Data Memory and registers are retained. The WDT and prescaler are cleared. The

power down flag PDF is set and the WDT time-out flag TO is cleared.

Operation

TO ¬ 0

PDF ¬ 1

Affected flag(s)

TO, PDF

Rev. 1.40

68

October 23, 2012

HT48R063/064/065/066/0662/067

INC [m]

Increment Data Memory

Description

Operation

Data in the specified Data Memory is incremented by 1.

[m] ¬ [m] + 1

Affected flag(s)

Z

INCA [m]

Increment Data Memory with result in ACC

Description

Data in the specified Data Memory is incremented by 1. The result is stored in the Accumu-

lator. The contents of the Data Memory remain unchanged.

Operation

ACC ¬ [m] + 1

Affected flag(s)

Z

JMP addr

Jump unconditionally

Description

The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation

Program Counter ¬ addr

Affected flag(s)

None

MOV A,[m]

Description

Operation

Move Data Memory to ACC

The contents of the specified Data Memory are copied to the Accumulator.

ACC ¬ [m]

Affected flag(s)

None

MOV A,x

Move immediate data to ACC

Description

Operation

The immediate data specified is loaded into the Accumulator.

ACC ¬ x

Affected flag(s)

None

MOV [m],A

Description

Operation

Move ACC to Data Memory

The contents of the Accumulator are copied to the specified Data Memory.

[m] ¬ ACC

Affected flag(s)

None

NOP

No operation

Description

Operation

Affected flag(s)

No operation is performed. Execution continues with the next instruction.

No operation

None

OR A,[m]

Logical OR Data Memory to ACC

Description

Data in the Accumulator and the specified Data Memory perform a bitwise logical OR oper-

ation. The result is stored in the Accumulator.

Operation

ACC ¬ ACC ²OR² [m]

Affected flag(s)

Z

Rev. 1.40

69

October 23, 2012

HT48R063/064/065/066/0662/067

OR A,x

Logical OR immediate data to ACC

Description

Data in the Accumulator and the specified immediate data perform a bitwise logical OR op-

eration. The result is stored in the Accumulator.

Operation

ACC ¬ ACC ²OR² x

Affected flag(s)

Z

ORM A,[m]

Logical OR ACC to Data Memory

Description

Data in the specified Data Memory and the Accumulator perform a bitwise logical OR oper-

ation. The result is stored in the Data Memory.

Operation

[m] ¬ ACC ²OR² [m]

Affected flag(s)

Z

RET

Return from subroutine

Description

The Program Counter is restored from the stack. Program execution continues at the re-

stored address.

Operation

Program Counter ¬ Stack

Affected flag(s)

None

RET A,x

Return from subroutine and load immediate data to ACC

Description

The Program Counter is restored from the stack and the Accumulator loaded with the

specified immediate data. Program execution continues at the restored address.

Operation

Program Counter ¬ Stack

ACC ¬ x

Affected flag(s)

None

RETI

Return from interrupt

Description

The Program Counter is restored from the stack and the interrupts are re-enabled by set-

ting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending

when the RETI instruction is executed, the pending Interrupt routine will be processed be-

fore returning to the main program.

Operation

Program Counter ¬ Stack

EMI ¬ 1

Affected flag(s)

None

RL [m]

Rotate Data Memory left

Description

The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit

0.

Operation

[m].(i+1) ¬ [m].i; (i = 0~6)

[m].0 ¬ [m].7

Affected flag(s)

None

RLA [m]

Rotate Data Memory left with result in ACC

Description

The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit

0. The rotated result is stored in the Accumulator and the contents of the Data Memory re-

main unchanged.

Operation

ACC.(i+1) ¬ [m].i; (i = 0~6)

ACC.0 ¬ [m].7

Affected flag(s)

None

Rev. 1.40

70

October 23, 2012

HT48R063/064/065/066/0662/067

RLC [m]

Rotate Data Memory left through Carry

Description

The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation

[m].(i+1) ¬ [m].i; (i = 0~6)

[m].0 ¬ C

C ¬ [m].7

Affected flag(s)

C

RLCA [m]

Rotate Data Memory left through Carry with result in ACC

Description

Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces

the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation

ACC.(i+1) ¬ [m].i; (i = 0~6)

ACC.0 ¬ C

C ¬ [m].7

Affected flag(s)

C

RR [m]

Rotate Data Memory right

Description

The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into

bit 7.

Operation

[m].i ¬ [m].(i+1); (i = 0~6)

[m].7 ¬ [m].0

Affected flag(s)

None

RRA [m]

Rotate Data Memory right with result in ACC

Description

Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0 ro-

tated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data

Memory remain unchanged.

Operation

ACC.i ¬ [m].(i+1); (i = 0~6)

ACC.7 ¬ [m].0

Affected flag(s)

None

RRC [m]

Rotate Data Memory right through Carry

Description

The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation

[m].i ¬ [m].(i+1); (i = 0~6)

[m].7 ¬ C

C ¬ [m].0

Affected flag(s)

C

RRCA [m]

Rotate Data Memory right through Carry with result in ACC

Description

Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 re-

places the Carry bit and the original carry flag is rotated into bit 7. The rotated result is

stored in the Accumulator and the contents of the Data Memory remain unchanged.

Operation

ACC.i ¬ [m].(i+1); (i = 0~6)

ACC.7 ¬ C

C ¬ [m].0

Affected flag(s)

C

Rev. 1.40

71

October 23, 2012

HT48R063/064/065/066/0662/067

SBC A,[m]

Subtract Data Memory from ACC with Carry

Description

The contents of the specified Data Memory and the complement of the carry flag are sub-

tracted from the Accumulator. The result is stored in the Accumulator. Note that if the result

of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or

zero, the C flag will be set to 1.

Operation

ACC ¬ ACC - [m] - C

Affected flag(s)

OV, Z, AC, C

SBCM A,[m]

Subtract Data Memory from ACC with Carry and result in Data Memory

Description

The contents of the specified Data Memory and the complement of the carry flag are sub-

tracted from the Accumulator. The result is stored in the Data Memory. Note that if the re-

sult of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation

[m] ¬ ACC - [m] - C

Affected flag(s)

OV, Z, AC, C

SDZ [m]

Skip if decrement Data Memory is 0

Description

The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while

the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation

[m] ¬ [m] - 1

Skip if [m] = 0

Affected flag(s)

None

SDZA [m]

Skip if decrement Data Memory is zero with result in ACC

Description

The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified

Data Memory contents remain unchanged. As this requires the insertion of a dummy in-

struction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0, the program proceeds with the following instruction.

Operation

ACC ¬ [m] - 1

Skip if ACC = 0

Affected flag(s)

None

SET [m]

Set Data Memory

Description

Operation

Each bit of the specified Data Memory is set to 1.

[m] ¬ FFH

Affected flag(s)

None

SET [m].i

Set bit of Data Memory

Description

Operation

Bit i of the specified Data Memory is set to 1.

[m].i ¬ 1

Affected flag(s)

None

Rev. 1.40

72

October 23, 2012

HT48R063/064/065/066/0662/067

SIZ [m]

Skip if increment Data Memory is 0

Description

The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while

the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation

[m] ¬ [m] + 1

Skip if [m] = 0

Affected flag(s)

None

SIZA [m]

Skip if increment Data Memory is zero with result in ACC

Description

The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified

Data Memory contents remain unchanged. As this requires the insertion of a dummy in-

struction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation

ACC ¬ [m] + 1

Skip if ACC = 0

Affected flag(s)

None

SNZ [m].i

Skip if bit i of Data Memory is not 0

Description

If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this re-

quires the insertion of a dummy instruction while the next instruction is fetched, it is a two

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation

Skip if [m].i ¹ 0

Affected flag(s)

None

SUB A,[m]

Subtract Data Memory from ACC

Description

The specified Data Memory is subtracted from the contents of the Accumulator. The result

is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will

be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation

ACC ¬ ACC - [m]

Affected flag(s)

OV, Z, AC, C

SUBM A,[m]

Subtract Data Memory from ACC with result in Data Memory

Description

The specified Data Memory is subtracted from the contents of the Accumulator. The result

is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will

be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation

[m] ¬ ACC - [m]

Affected flag(s)

OV, Z, AC, C

SUB A,x

Subtract immediate data from ACC

Description

The immediate data specified by the code is subtracted from the contents of the Accumu-

lator. The result is stored in the Accumulator. Note that if the result of subtraction is nega-

tive, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will

be set to 1.

Operation

ACC ¬ ACC - x

Affected flag(s)

OV, Z, AC, C

Rev. 1.40

73

October 23, 2012

HT48R063/064/065/066/0662/067

SWAP [m]

Description

Operation

Swap nibbles of Data Memory

The low-order and high-order nibbles of the specified Data Memory are interchanged.

[m].3~[m].0 « [m].7 ~ [m].4

Affected flag(s)

None

SWAPA [m]

Swap nibbles of Data Memory with result in ACC

Description

The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation

ACC.3 ~ ACC.0 ¬ [m].7 ~ [m].4

ACC.7 ~ ACC.4 ¬ [m].3 ~ [m].0

Affected flag(s)

None

SZ [m]

Skip if Data Memory is 0

Description

If the contents of the specified Data Memory is 0, the following instruction is skipped. As

this requires the insertion of a dummy instruction while the next instruction is fetched, it is a

two cycle instruction. If the result is not 0 the program proceeds with the following instruc-

tion.

Operation

Skip if [m] = 0

None

Affected flag(s)

SZA [m]

Skip if Data Memory is 0 with data movement to ACC

Description

The contents of the specified Data Memory are copied to the Accumulator. If the value is

zero, the following instruction is skipped. As this requires the insertion of a dummy instruc-

tion while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation

ACC ¬ [m]

Skip if [m] = 0

Affected flag(s)

None

SZ [m].i

Skip if bit i of Data Memory is 0

Description

If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re-

quires the insertion of a dummy instruction while the next instruction is fetched, it is a two

cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation

Skip if [m].i = 0

None

Affected flag(s)

TABRDC [m]

Read table (current page) to TBLH and Data Memory

Description

The low byte of the program code (current page) addressed by the table pointer (TBLP) is

moved to the specified Data Memory and the high byte moved to TBLH.

Operation

[m] ¬ program code (low byte)

TBLH ¬ program code (high byte)

Affected flag(s)

None

TABRDL [m]

Read table (last page) to TBLH and Data Memory

Description

The low byte of the program code (last page) addressed by the table pointer (TBLP) is

moved to the specified Data Memory and the high byte moved to TBLH.

Operation

[m] ¬ program code (low byte)

TBLH ¬ program code (high byte)

Affected flag(s)

None

Rev. 1.40

74

October 23, 2012

HT48R063/064/065/066/0662/067

XOR A,[m]

Logical XOR Data Memory to ACC

Description

Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR op-

eration. The result is stored in the Accumulator.

Operation

ACC ¬ ACC ²XOR² [m]

Affected flag(s)

Z

XORM A,[m]

Logical XOR ACC to Data Memory

Description

Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR op-

eration. The result is stored in the Data Memory.

Operation

[m] ¬ ACC ²XOR² [m]

Affected flag(s)

Z

XOR A,x

Logical XOR immediate data to ACC

Description

Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation

ACC ¬ ACC ²XOR² x

Affected flag(s)

Z

Rev. 1.40

75

October 23, 2012

HT48R063/064/065/066/0662/067

Package Information

16-pin DIP (300mil) Outline Dimensions

A

9

8

1

6

9

8

1

6

B

1

H

C

D

C

D

G

E

I

F

Fig1. Full Lead Packages

Fig2. 1/2 Lead Packages

·

MS-001d (see fig1)

Dimensions in inch

Symbol

Min.

0.780

0.240

0.115

0.014

0.045

¾

Nom.

¾

Max.

0.880

0.280

0.195

0.150

0.022

0.070

¾

A

B

C

D

E

F

G

H

I

¾

0.100

0.300

¾

0.325

0.430

¾

Dimensions in mm

Symbol

Min.

19.81

6.10

2.92

0.36

1.14

¾

Nom.

¾

Max.

22.35

7.11

4.95

3.81

0.56

1.78

¾

A

B

C

D

E

F

G

H

I

¾

2.54

7.62

¾

8.26

10.92

¾

Rev. 1.40

76

October 23, 2012

HT48R063/064/065/066/0662/067

·

MS-001d (see fig2)

Dimensions in inch

Symbol

Min.

0.735

0.240

0.115

0.014

0.045

¾

Nom.

¾

Max.

0.775

0.280

0.195

0.150

0.022

0.070

¾

A

B

C

D

E

F

G

H

I

¾

0.100

¾

0.300

¾

0.325

0.430

¾

Dimensions in mm

Symbol

Min.

18.67

6.10

2.92

0.36

1.14

¾

Nom.

¾

Max.

19.69

7.11

4.95

3.81

0.56

1.78

¾

A

B

C

D

E

F

G

H

I

¾

2.54

7.62

¾

8.26

10.92

¾

·

MO-095a (see fig2)

Dimensions in inch

Symbol

Min.

0.745

0.275

0.120

0.110

0.014

0.045

¾

Nom.

¾

Max.

0.785

0.295

0.150

0.022

0.060

¾

A

B

C

D

E

F

G

H

I

¾

0.100

0.300

¾

0.325

0.430

¾

Dimensions in mm

Symbol

Min.

18.92

6.99

3.05

2.79

0.36

1.14

¾

Nom.

¾

Max.

19.94

7.49

3.81

0.56

1.52

¾

A

B

C

D

E

F

G

H

I

¾

2.54

7.62

¾

8.26

10.92

¾

Rev. 1.40

77

October 23, 2012

HT48R063/064/065/066/0662/067

16-pin NSOP (150mil) Outline Dimensions

1

6

9

8

A

B

1

C

'

G

H

D

a

F

E

Dimensions in inch

Symbol

Min.

0.228

0.150

0.012

0.386

¾

Nom.

¾

Max.

0.244

0.157

0.020

0.402

0.069

¾

A

B

C

C¢

D

E

F

¾

0.050

¾

0.004

0.016

0.007

0°

0.010

0.050

0.010

8°

G

H

a

¾

Dimensions in mm

Symbol

Min.

5.79

3.81

0.30

9.80

¾

Nom.

¾

Max.

6.20

3.99

0.51

10.21

1.75

¾

A

B

C

C¢

D

E

F

¾

1.27

¾

0.10

0.41

0.18

0°

0.25

1.27

0.25

8°

¾

G

H

a

Rev. 1.40

78

October 23, 2012

HT48R063/064/065/066/0662/067

20-pin DIP (300mil) Outline Dimensions

A

2

0

1

0

2

0

1

0

B

1

H

C

D

C

D

I

E

F

G

E

F

G

Fig1. Full Lead Packages

Fig2. 1/2 Lead Packages

·

MS-001d (see fig1)

Dimensions in inch

Symbol

Min.

0.980

0.240

0.115

0.014

0.045

¾

Nom.

¾

Max.

1.060

0.280

0.195

0.150

0.022

0.070

¾

A

B

C

D

E

F

G

H

I

¾

0.100

0.300

¾

0.325

¾

0.430

Dimensions in mm

Symbol

Min.

24.89

6.10

2.92

0.36

1.14

¾

Nom.

¾

Max.

26.92

7.11

4.95

3.81

0.56

1.78

¾

A

B

C

D

E

F

G

H

I

¾

2.54

7.62

¾

8.26

¾

10.92

Rev. 1.40

79

October 23, 2012

HT48R063/064/065/066/0662/067

·

MO-095a (see fig2)

Dimensions in inch

Symbol

Min.

0.945

0.275

0.120

0.110

0.014

0.045

¾

Nom.

¾

Max.

0.985

0.295

0.150

0.022

0.060

¾

A

B

C

D

E

F

G

H

I

¾

0.100

¾

0.300

¾

0.325

¾

0.430

Dimensions in mm

Symbol

Min.

24.00

6.99

3.05

2.79

0.36

1.14

¾

Nom.

¾

Max.

25.02

7.49

3.81

0.56

1.52

¾

A

B

C

D

E

F

G

H

I

¾

2.54

7.62

¾

8.26

¾

10.92

Rev. 1.40

80

October 23, 2012

HT48R063/064/065/066/0662/067

20-pin SOP (300mil) Outline Dimensions

2

0

1

A

B

1

0

C

'

G

H

D

a

E

F

·

MS-013

Dimensions in inch

Symbol

Min.

0.393

0.256

0.012

0.496

¾

Nom.

¾

Max.

0.419

0.300

0.020

0.512

0.104

¾

A

B

C

C¢

D

E

F

¾

0.050

¾

0.004

0.016

0.008

0°

0.012

0.050

0.013

8°

G

H

a

¾

Dimensions in mm

Symbol

Min.

9.98

6.50

0.30

12.60

¾

Nom.

¾

Max.

10.64

7.62

0.51

13.00

2.64

¾

A

B

C

C¢

D

E

F

¾

1.27

¾

0.10

0.41

0.20

0°

0.30

1.27

0.33

8°

¾

G

H

a

Rev. 1.40

81

October 23, 2012

HT48R063/064/065/066/0662/067

20-pin SSOP (150mil) Outline Dimensions

2

0

1

0

A

B

1

C

'

G

H

D

a

E

F

Dimensions in inch

Symbol

Min.

0.228

0.150

0.008

0.335

0.049

¾

Nom.

¾

Max.

0.244

0.158

0.012

0.347

0.065

¾

A

B

C

C¢

D

E

F

¾

0.025

¾

0.004

0.015

0.007

0°

0.010

0.050

0.010

8°

G

H

a

¾

Dimensions in mm

Symbol

Min.

5.79

3.81

0.20

8.51

1.24

¾

Nom.

¾

Max.

6.20

4.01

0.30

8.81

1.65

¾

A

B

C

C¢

D

E

F

¾

0.64

0.10

0.38

0.18

0°

0.25

1.27

0.25

8°

¾

G

H

a

Rev. 1.40

82

October 23, 2012

HT48R063/064/065/066/0662/067

24-pin SKDIP (300mil) Outline Dimensions

A

2

4

1

3

2

1

3

2

4

B

1

H

C

D

C

D

I

E

F

G

E

F

G

Fig2. 1/2 Lead Packages

Fig1. Full Lead Packages

·

MS-001d (see fig1)

Dimensions in inch

Symbol

Min.

1.230

0.240

0.115

0.014

0.045

¾

Nom.

¾

Max.

1.280

0.280

0.195

0.150

0.022

0.070

¾

A

B

C

D

E

F

G

H

I

¾

0.100

0.300

¾

0.325

¾

0.430

Dimensions in mm

Symbol

Min.

31.24

6.10

2.92

0.36

1.14

¾

Nom.

¾

Max.

32.51

7.11

4.95

3.81

0.56

1.78

¾

A

B

C

D

E

F

G

H

I

¾

2.54

7.62

¾

8.26

¾

10.92

Rev. 1.40

83

October 23, 2012

HT48R063/064/065/066/0662/067

·

MS-001d (see fig2)

Dimensions in inch

Symbol

Min.

1.160

0.240

0.115

0.014

0.045

¾

Nom.

¾

Max.

1.195

0.280

0.195

0.150

0.022

0.070

¾

A

B

C

D

E

F

G

H

I

¾

0.100

¾

0.300

¾

0.325

¾

0.430

Dimensions in mm

Symbol

Min.

29.46

6.10

2.92

0.36

1.14

¾

Nom.

¾

Max.

30.35

7.11

4.95

3.81

0.56

1.78

¾

A

B

C

D

E

F

G

H

I

¾

2.54

7.62

¾

8.26

¾

10.92

·

MO-095a (see fig2)

Dimensions in inch

Symbol

Min.

1.145

0.275

0.120

0.110

0.014

0.045

¾

Nom.

¾

Max.

1.185

0.295

0.150

0.022

0.060

¾

A

B

C

D

E

F

G

H

I

¾

0.100

0.300

¾

0.325

¾

0.430

Dimensions in mm

Symbol

Min.

29.08

6.99

3.05

2.79

0.36

1.14

¾

Nom.

¾

Max.

30.10

7.49

3.81

0.56

1.52

¾

A

B

C

D

E

F

G

H

I

¾

2.54

7.62

¾

8.26

¾

10.92

Rev. 1.40

84

October 23, 2012

HT48R063/064/065/066/0662/067

24-pin SOP (300mil) Outline Dimensions

2

4

1

3

A

B

1

2

C

'

G

H

D

a

E

F

·

MS-013MS-013

Dimensions in inch

Symbol

Min.

0.393

0.256

0.012

0.598

¾

Nom.

¾

Max.

0.419

0.300

0.020

0.613

0.104

¾

A

B

C

C¢

D

E

F

¾

0.050

¾

0.004

0.016

0.008

0°

0.012

0.050

0.013

8°

G

H

a

¾

Dimensions in mm

Symbol

Min.

9.98

6.50

0.30

15.19

¾

Nom.

¾

Max.

10.64

7.62

0.51

15.57

2.64

¾

A

B

C

C¢

D

E

F

¾

1.27

¾

0.10

0.41

0.20

0°

0.30

1.27

0.33

8°

¾

G

H

a

Rev. 1.40

85

October 23, 2012

HT48R063/064/065/066/0662/067

24-pin SSOP (150mil) Outline Dimensions

2

4

1

3

A

B

1

2

C

'

G

H

D

a

E

F

Dimensions in inch

Symbol

Min.

0.228

0.150

0.008

0.335

0.054

¾

Nom.

¾

Max.

0.244

0.157

0.012

0.346

0.060

¾

A

B

C

C¢

D

E

F

¾

0.025

¾

0.004

0.022

0.007

0°

0.010

0.028

0.010

8°

G

H

a

¾

Dimensions in mm

Symbol

Min.

5.79

3.81

0.20

8.51

1.37

¾

Nom.

¾

Max.

6.20

3.99

0.30

8.79

1.52

¾

A

B

C

C¢

D

E

F

¾

0.64

0.10

0.56

0.18

0°

0.25

0.71

0.25

8°

¾

G

H

a

Rev. 1.40

86

October 23, 2012

HT48R063/064/065/066/0662/067

28-pin SKDIP (300mil) Outline Dimensions

A

1

5

4

2

8

B

1

H

C

D

I

E

F

G

Dimensions in inch

Symbol

Min.

1.375

0.278

0.125

0.016

0.050

¾

Nom.

¾

Max.

1.395

0.298

0.135

0.145

0.020

0.070

¾

A

B

C

D

E

F

G

H

I

¾

0.100

¾

0.295

¾

0.315

¾

0.375

Dimensions in mm

Symbol

Min.

34.93

7.06

3.18

0.41

1.27

¾

Nom.

¾

Max.

35.43

7.57

3.43

3.68

0.51

1.78

¾

A

B

C

D

E

F

G

H

I

¾

2.54

7.49

¾

8.00

¾

9.53

Rev. 1.40

87

October 23, 2012

HT48R063/064/065/066/0662/067

28-pin SOP (300mil) Outline Dimensions

2

8

1

5

A

B

1

4

C

'

G

H

D

a

E

F

·

MS-013

Dimensions in inch

Symbol

Min.

0.393

0.256

0.012

0.697

¾

Nom.

¾

Max.

0.419

0.300

0.020

0.713

0.104

¾

A

B

C

C¢

D

E

F

¾

0.050

¾

0.004

0.016

0.008

0°

0.012

0.050

0.013

8°

G

H

a

¾

Dimensions in mm

Symbol

Min.

9.98

6.50

0.30

17.70

¾

Nom.

¾

Max.

10.64

7.62

0.51

18.11

2.64

¾

A

B

C

C¢

D

E

F

¾

1.27

¾

0.10

0.41

0.20

0°

0.30

1.27

0.33

8°

¾

G

H

a

Rev. 1.40

88

October 23, 2012

HT48R063/064/065/066/0662/067

28-pin SSOP (150mil) Outline Dimensions

2

8

1

5

4

A

B

1

C

'

G

H

D

a

E

F

Dimensions in inch

Symbol

Min.

0.228

0.150

0.008

0.386

0.054

¾

Nom.

¾

Max.

0.244

0.157

0.012

0.394

0.060

¾

A

B

C

C¢

D

E

F

¾

0.025

¾

0.004

0.022

0.007

0°

0.010

0.028

0.010

8°

G

H

a

¾

Dimensions in mm

Symbol

Min.

5.79

3.81

0.20

9.80

1.37

¾

Nom.

¾

Max.

6.20

3.99

0.30

10.01

1.52

¾

A

B

C

C¢

D

E

F

¾

0.64

0.10

0.56

0.18

0°

0.25

0.71

0.25

8°

¾

G

H

a

Rev. 1.40

89

October 23, 2012

HT48R063/064/065/066/0662/067

44-pin LQFP (10mm´ 10mm) (FP2.0mm) Outline Dimensions

C

H

D

G

3

2

3

I

3

4

2

F

A

B

E

1

2

4

a

K

J

1

Dimensions in inch

Symbol

Min.

0.469

0.390

0.469

0.390

¾

Nom.

¾

Max.

0.476

0.398

0.476

0.398

¾

A

B

C

D

E

F

G

H

I

¾

0.031

0.012

¾

0.053

¾

0.057

0.063

¾

0.004

¾

J

0.018

0.004

0°

0.030

0.008

7°

K

a

¾

Dimensions in mm

Symbol

Min.

11.90

9.90

11.90

9.90

¾

Nom.

¾

Max.

12.10

10.10

12.10

10.10

¾

A

B

C

D

E

F

G

H

I

¾

0.80

0.30

¾

1.35

¾

1.45

1.60

¾

0.10

¾

J

0.45

0.10

0°

0.75

0.20

7°

K

a

¾

Rev. 1.40

90

October 23, 2012

HT48R063/064/065/066/0662/067

Product Tape and Reel Specifications

Reel Dimensions

D

T

2

C

A

B

T

1

SOP 16N (150mil)

Symbol

Description

Dimensions in mm

330.0±1.0

A

B

Reel Outer Diameter

Reel Inner Diameter

Spindle Hole Diameter

Key Slit Width

100.0±1.5

+0.5/-0.2

13.0

C

D

2.0±0.5

+0.3/-0.2

16.8

T1

T2

Space Between Flange

Reel Thickness

22.2±0.2

SOP 20W, SOP 24W, SOP 28W (300mil)

Symbol

Description

Dimensions in mm

330.0±1.0

A

B

Reel Outer Diameter

Reel Inner Diameter

Spindle Hole Diameter

Key Slit Width

100.0±1.5

+0.5/-0.2

13.0

C

D

2.0±0.5

+0.3/-0.2

24.8

T1

T2

Space Between Flange

Reel Thickness

30.2±0.2

SSOP 20S (150mil), SSOP 24S (150mil), SSOP 28S (150mil)

Symbol

Description

Reel Outer Diameter

Dimensions in mm

330.0±1.0

A

B

Reel Inner Diameter

Spindle Hole Diameter

Key Slit Width

100.0±1.5

+0.5/-0.2

13.0

C

D

2.0±0.5

+0.3/-0.2

16.8

T1

T2

Space Between Flange

Reel Thickness

22.2±0.2

Rev. 1.40

91

October 23, 2012

HT48R063/064/065/066/0662/067

Carrier Tape Dimensions

P

0

P

1

t

D

E

F

W

B

0

C

D

1

P

K

0

A

0

R

e

l

H

o

l

e

I

C

p

a

c

k

a

g

e

p

i

n

1

a

n

a

r

e

l

o

c

a

t

e

d

o

n

t

h

e

s

SOP 16N (150mil)

Symbol

Description

Dimensions in mm

16.0±0.3

W

P

Carrier Tape Width

Cavity Pitch

8.0±0.1

E

Perforation Position

1.75±0.1

F

Cavity to Perforation (Width Direction)

Perforation Diameter

Cavity Hole Diameter

Perforation Pitch

7.5±0.1

+0.10/-0.00

D

1.55

+0.25/-0.00

D1

P0

P1

A0

B0

K0

t

1.50

4.0±0.1

2.0±0.1

Cavity to Perforation (Length Direction)

Cavity Length

6.5±0.1

Cavity Width

10.3±0.1

2.1±0.1

Cavity Depth

Carrier Tape Thickness

Cover Tape Width

0.30±0.05

13.3±0.1

C

SOP 20W

Symbol

Description

Carrier Tape Width

Dimensions in mm

+0.3/-0.1

24.0

W

P

Cavity Pitch

12.0±0.1

1.75±0.10

11.5±0.1

E

Perforation Position

Cavity to Perforation (Width Direction)

Perforation Diameter

Cavity Hole Diameter

Perforation Pitch

F

+0.1/-0.0

D

1.5

+0.25/-0.00

D1

P0

P1

A0

B0

K0

t

1.50

4.0±0.1

2.0±0.1

Cavity to Perforation (Length Direction)

Cavity Length

10.8±0.1

13.3±0.1

3.2±0.1

Cavity Width

Cavity Depth

Carrier Tape Thickness

Cover Tape Width

0.30±0.05

21.3±0.1

C

Rev. 1.40

92

October 23, 2012

HT48R063/064/065/066/0662/067

SOP 24W

Symbol

Description

Carrier Tape Width

Dimensions in mm

24.0±0.3

W

P

Cavity Pitch

12.0±0.1

E

Perforation Position

Cavity to Perforation (Width Direction)

Perforation Diameter

Cavity Hole Diameter

Perforation Pitch

1.75±0.1

F

11.5±0.1

+0.10/-0.00

D

1.55

+0.25/-0.00

D1

P0

P1

A0

B0

K0

t

1.50

4.0±0.1

2.0±0.1

Cavity to Perforation (Length Direction)

Cavity Length

10.9±0.1

15.9±0.1

3.1±0.1

Cavity Width

Cavity Depth

Carrier Tape Thickness

Cover Tape Width

0.35±0.05

21.3±0.1

C

SOP 28W (300mil)

Symbol

Description

Carrier Tape Width

Cavity Pitch

Dimensions in mm

24.0±0.3

W

P

12.0±0.1

E

Perforation Position

Cavity to Perforation (Width Direction)

Perforation Diameter

Cavity Hole Diameter

Perforation Pitch

1.75±0.10

F

11.5±0.1

+0.1/-0.0

D

1.5

+0.25/-0.00

D1

P0

P1

A0

B0

K0

t

1.50

4.0±0.1

2.0±0.1

Cavity to Perforation (Length Direction)

Cavity Length

10.85±0.10

18.34±0.10

2.97±0.10

0.35±0.01

21.3±0.1

Cavity Width

Cavity Depth

Carrier Tape Thickness

Cover Tape Width

C

Rev. 1.40

93

October 23, 2012

HT48R063/064/065/066/0662/067

SSOP 20S (150mil)

Symbol

Description

Carrier Tape Width

Dimensions in mm

+0.3/-0.1

16.0

W

P

Cavity Pitch

8.0±0.1

1.75±0.10

7.5±0.1

E

Perforation Position

Cavity to Perforation (Width Direction)

Perforation Diameter

Cavity Hole Diameter

Perforation Pitch

F

+0.1/-0.0

D

1.5

+0.25/-0.00

D1

P0

P1

A0

B0

K0

t

1.50

4.0±0.1

2.0±0.1

6.5±0.1

9.0±0.1

2.3±0.1

0.30±0.05

13.3±0.1

Cavity to Perforation (Length Direction)

Cavity Length

Cavity Width

Cavity Depth

Carrier Tape Thickness

Cover Tape Width

C

SSOP 24S (150mil)

Symbol

Description

Carrier Tape Width

Dimensions in mm

+0.3/-0.1

16.0

W

P

Cavity Pitch

8.0±0.1

1.75±0.10

7.5±0.1

E

Perforation Position

Cavity to Perforation (Width Direction)

Perforation Diameter

Cavity Hole Diameter

Perforation Pitch

F

+0.1/-0.0

D

1.5

+0.25/-0.00

D1

P0

P1

A0

B0

K0

t

1.50

4.0±0.1

2.0±0.1

6.5±0.1

9.5±0.1

2.1±0.1

0.30±0.05

13.3±0.1

Cavity to Perforation (Length Direction)

Cavity Length

Cavity Width

Cavity Depth

Carrier Tape Thickness

Cover Tape Width

C

Rev. 1.40

94

October 23, 2012

HT48R063/064/065/066/0662/067

SSOP 28S (150mil)

Symbol

Description

Carrier Tape Width

Dimensions in mm

16.0±0.3

W

P

Cavity Pitch

8.0±0.1

E

Perforation Position

Cavity to Perforation (Width Direction)

Perforation Diameter

Cavity Hole Diameter

Perforation Pitch

1.75±0.1

F

7.5±0.1

+0.10/-0.00

D

1.55

+0.25/-0.00

D1

P0

P1

A0

B0

K0

t

1.50

4.0±0.1

2.0±0.1

Cavity to Perforation (Length Direction)

Cavity Length

6.5±0.1

Cavity Width

10.3±0.1

2.1±0.1

Cavity Depth

Carrier Tape Thickness

Cover Tape Width

0.30±0.05

13.3±0.1

C

Rev. 1.40

95

October 23, 2012

HT48R063/064/065/066/0662/067

Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999

Fax: 886-3-563-1189

http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070

Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor (China) Inc.

Building No. 10, Xinzhu Court, (No. 1 Headquarters), 4 Cuizhu Road, Songshan Lake, Dongguan, China 523808

Tel: 86-769-2626-1300

Fax: 86-769-2626-1311

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538, USA

Tel: 1-510-252-9880

Fax: 1-510-252-9885

http://www.holtek.com

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek as-

sumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used

solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable

without further modification, nor recommends the use of its products for application that may present a risk to human life

due to malfunction or otherwise. Holtek¢s products are not authorized for use as critical components in life support devices

or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information,

please visit our web site at http://www.holtek.com.tw.

Rev. 1.40

96

October 23, 2012


型号：	HT48R063(16DIP-A)
厂家：	HOLTEK SEMICONDUCTOR INC
描述：	Microcontroller, 8-Bit, UVPROM, 12MHz, CMOS, PDIP16 可编程只读存储器 LTE 微控制器光电二极管
文件：	总96页 (文件大小：615K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

HT48R063(16DIP-A) [HOLTEK]

相关型号：

HT48R063B

HT48R063B_12

HT48R063_10

HT48R063_12

HT48R064

HT48R064(24SSOP-A)

HT48R064B

HT48R064B_12

HT48R064D

HT48R064G

HT48R064G_12

HT48R064_12