ICS840024AGI [ICSI]
FEMTOCLOCKS? CRYSTAL-TO LVCMOS/LVTTL FREQUENCY SYNTHESIZER; FEMTOCLOCKS⑩ CRYSTAL -TO LVCMOS / LVTTL频率合成器
| 型号： | ICS840024AGI |
| 厂家： | 
INTEGRATED CIRCUIT SOLUTION INC |
| 描述： | FEMTOCLOCKS? CRYSTAL-TO LVCMOS/LVTTL FREQUENCY SYNTHESIZER |
| 文件： | 总12页 (文件大小：242K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
PRELIMINARY
ICS840024I
Integrated
Circuit
Systems, Inc.
FEMTO
CLOCKS™ CRYSTAL- -
TO
LVCMOS/LVTTL FREQUENCY
SYNTHESIZER
GENERAL DESCRIPTION
FEATURES
• Four LVCMOS/LVTTL outputs, 15Ω typical output impedance
The ICS840024I is a 4 output LVCMOS/LVTTL
ICS
Synthesizer optimized to generate Ethernet
reference clock frequency and is a member of the
HiPerClocksTM family of high performance clock
solutions from ICS.The ICS840024I uses ICS’3rd
• Selectable crystal oscillator interface
or LVCMOS single-ended input
HiPerClockS™
• Supports the following output frequency:125MHz
generation low phase noise VCO technology and can achieve
1ps or lower typical random rms phase jitter, easily meeting
Ethernet jitter requirements.The ICS840024I is packaged in a
small 20-pin TSSOP package.
• RMS phase jitter @125MHz (1.875MHz - 20MHz):
0.60ps (typical)
• Output supply modes:
Core/Output
3.3V/3.3V
3.3V/2.5V
2.5V/2.5V
• -40°C to 85°C ambient operating temperature
BLOCK DIAGRAM
PIN ASSIGNMENT
Pullup
OE
1
20
19
18
17
16
15
14
13
12
11
nc
nc
nc
2
3
4
5
6
7
8
9
GND
Q0
Q1
VDDO
Q2
Q3
GND
XTAL_IN
XTAL_OUT
Pulldown
nPLL_SEL
nXTAL_SEL
TEST_CLK
OE
MR
nPLL_SEL
VDDA
Pulldown
nXTAL_SEL
25MHz
XTAL_IN
0
Q0
Q1
OSC
1
nc
VDD
10
XTAL_OUT
Phase
Detector
Pulldown
1
TEST_CLK
VCO
0
ICS840024I
÷5
20-Lead TSSOP
6.5mm x 4.4mm x 0.92mm
package body
Q2
Q3
M = ÷25 (fixed)
G Package
Top View
Pulldown
MR
The Preliminary Information presented herein represents a product in prototyping or pre-production.The noted characteristics are based on initial
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.
840024AGI
www.icst.com/products/hiperclocks.html
REV. A DECEMBER 16, 2004
1
PRELIMINARY
ICS840024I
Integrated
Circuit
Systems, Inc.
FEMTO
C
LOCKS™ CRYSTAL
-
TO
-
LVCMOS/LVTTL FREQUENCY
SYNTHESIZER
TABLE 1. PIN DESCRIPTIONS
Number
Name
Type
Unused
Description
No connect.
1, 2, 9, 20
nc
Selects between the crystal or TEST_CLK inputs as the PLL reference
Pulldown source. When HIGH, selects TEST_CLK. When LOW, selects XTAL
inputs. LVCMOS/LVTTL interface levels.
3
nXTAL_SEL
Input
4
5
TEST_CLK
OE
Input
Input
Pulldown Single-ended LVCMOS/LVTTL clock input.
Output enable pin. When HIGH, the outputs are active. When LOW, the
Pullup
outputs are in a high impedance state. LVCMOS/LVTTL interface levels.
Active HIGH Master Reset. When logic HIGH, the internal dividers are
Pulldown reset causing the otuputs to go low. When logic LOW, the internal
dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
PLL Bypass. When LOW, the output is driven from the VCO output.
6
7
MR
Input
Input
When HIGH, the PLL is bypassed and the output frequency =
nPLL_SEL
Pulldown
reference clock frequency/N output divider.
LVCMOS/LVTTL interface levels.
8
VDDA
VDD
Power
Power
Analog supply pin.
10
Core supply pin.
11,
12
XTAL_OUT,
XTAL_IN
Crystal oscillator interface. XTAL_OUT is the output.
XTAL_IN is the input.
Input
Power
Output
Power
13, 19
GND
Power supply ground.
14, 15
17, 18
Q3, Q2,
Q1, Q0
Single-ended clock outputs. LVCMOS/LVTTL interface levels.
15Ω typical output impedence.
Output supply pin.
16
VDDO
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
CIN
Input Capacitance
4
pF
pF
pF
pF
KΩ
KΩ
Ω
VDD, VDDA, VDDO = 3.465V
Power Dissipation Capacitance VDD, VDDA = 3.465V, VDDO = 2.625V
VDD, VDDA, VDDO = 2.625V
TBD
TBD
TBD
51
CPD
RPULLUP
Input Pullup Resistor
RPULLDOWN Input Pulldown Resistor
51
ROUT
Output Impedance
15
840024AGI
www.icst.com/products/hiperclocks.html
REV. A DECEMBER 16, 2004
2
PRELIMINARY
ICS840024I
Integrated
Circuit
Systems, Inc.
FEMTO
C
LOCKS™ CRYSTAL
-
TO
-
LVCMOS/LVTTL FREQUENCY
SYNTHESIZER
ABSOLUTE MAXIMUM RATINGS
SupplyVoltage, V
4.6V
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device.These ratings are stress specifications only.Functional
operation of product at these conditions or any conditions be-
yond those listed in the DC Characteristics or AC Character-
istics is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
DD
Inputs, V
-0.5V to VDD + 0.5 V
-0.5V to VDD + 0.5V
73.2°C/W (0 lfpm)
-65°C to 150°C
I
Outputs, VO
PackageThermal Impedance, θ
JA
StorageTemperature, T
STG
TABLE 3A. POWER SUPPLY DC CHARACTERISTICS, VDDD = VDDA = VDDO = 3.3V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum
3.135
Typical
3.3
3.3
3.3
75
Maximum Units
VDD
VDDA
VDDO
IDD
Core Supply Voltage
3.465
3.465
3.465
V
V
Analog Supply Voltage
Output Supply Voltage
Power Supply Current
Analog Supply Current
Output Supply Current
3.135
3.135
V
mA
mA
mA
IDDA
IDDO
6
3
TABLE 3B. POWER SUPPLY DC CHARACTERISTICS, VDD = VDDA = 3.3V 5ꢀ, VDDO = 2.5V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum
3.135
Typical
3.3
3.3
2.5
75
Maximum Units
VDD
VDDA
VDDO
IDD
Core Supply Voltage
3.465
3.465
2.625
V
V
Analog Supply Voltage
Output Supply Voltage
Power Supply Current
Analog Supply Current
Output Supply Current
3.135
2.375
V
mA
mA
mA
IDDA
IDDO
6
3
TABLE 3C. POWER SUPPLY DC CHARACTERISTICS, VDDD = VDDA = VDDO = 2.5V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum
2.375
Typical
2.5
2.5
2.5
70
Maximum Units
VDD
VDDA
VDDO
IDD
Core Supply Voltage
2.625
2.625
2.625
V
V
Analog Supply Voltage
Output Supply Voltage
Power Supply Current
Analog Supply Current
Output Supply Current
2.375
2.375
V
mA
mA
mA
IDDA
IDDO
6
3
840024AGI
www.icst.com/products/hiperclocks.html
REV. A DECEMBER 16, 2004
3
PRELIMINARY
ICS840024I
Integrated
Circuit
Systems, Inc.
FEMTO
C
LOCKS™ CRYSTAL
-
TO
-
LVCMOS/LVTTL FREQUENCY
SYNTHESIZER
TABLE 3D. LVCMOS/LVTTL DC CHARACTERISTICS, VDD = VDDA = VDDO = 3.3V 5ꢀ OR 2.5V 5ꢀ, OR
VDD = VDDA = 3.3V 5ꢀ, VDDO = 2.5V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
OE, MR,
nPLL_SEL, nXTAL_SEL,
TEST_CLK
2
V
DD + 0.3
V
V
Input
VIH
High Voltage
2
VDD + 0.3
OE, MR,
nPLL_SEL, nXTAL_SEL,
-0.3
-0.3
0.8
1.3
5
V
Input
VIL
Low Voltage
TEST_CLK
V
V
DD = VIN = 3.465V or
2.625V
OE
µA
Input
IIH
High Current
VDD = VIN = 3.465V or
2.625V
nPLL_SEL, MR,
nXTAL_SEL, TEST_CLK
150
µA
µA
V
DD = 3.465V or 2.625V,
IN = 0V
DD = 3.465V or 2.625V,
IN = 0V
OE
-150
-5
V
Input
IIL
Low Current
V
nPLL_SEL, MR,
nXTAL_SEL, TEST_CLK
µA
V
VDDO = 3.3V 5ꢀ
VDDO = 2.5V 5ꢀ
2.6
1.8
V
V
V
VOH
VOL
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
VDDO = 3.3V or 2.5V 5ꢀ
0.5
NOTE 1: Outputs terminated with 50Ω to VDDO/2. See Parameter Measurement Information, Output Load Test Circuit.
TABLE 4. CRYSTAL CHARACTERISTICS
Parameter
Test Conditions
Minimum
Fundamental
25
Typical Maximum Units
Mode of Oscillation
Frequency
MHz
Ω
Equivalent Series Resistance (ESR)
Shunt Capacitance
50
7
pF
NOTE: Characterized using an 18pf parallel resonant crystal.
840024AGI
www.icst.com/products/hiperclocks.html
REV. A DECEMBER 16, 2004
4
PRELIMINARY
ICS840024I
Integrated
Circuit
Systems, Inc.
FEMTO
C
LOCKS™ CRYSTAL
-
TO
-
LVCMOS/LVTTL FREQUENCY
SYNTHESIZER
TABLE 5A. AC CHARACTERISTICS, VDD = VDDA = VDDO = 3.3V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
fOUT
Output Frequency
125
MHz
ps
tsk(o)
Output Skew; NOTE 1, 3
TBD
RMS Phase Jitter (Random);
NOTE 2
Intergration Range
1.875MHz - 20MHz
tjit(Ø)
0.60
ps
tL
PLL Lock Time
TBD
400
50
ms
ps
ꢀ
tR / tF
odc
Output Rise/Fall Time
Output Duty Cycle
20ꢀ to 80ꢀ
NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.
Measured at VDDO/2.
NOTE 2: Please refer to the Phase Noise Plot.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
TABLE 5B. AC CHARACTERISTICS, VDD = VDDA = 3.3V 5ꢀ, VDDO = 2.5V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
fOUT
Output Frequency
125
MHz
ps
tsk(o)
Output Skew; NOTE 1, 3
TBD
RMS Phase Jitter (Random);
NOTE 2
Intergration Range
1.875MHz - 20MHz
tjit(Ø)
0.55
ps
tL
PLL Lock Time
TBD
400
50
ms
ps
ꢀ
tR / tF
odc
Output Rise/Fall Time
Output Duty Cycle
20ꢀ to 80ꢀ
NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.
Measured at VDDO/2.
NOTE 2: Please refer to the Phase Noise Plot.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
TABLE 5C. AC CHARACTERISTICS, VDD = VDDA = VDDO = 2.5V 5ꢀ, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
fOUT
Output Frequency
125
MHz
ps
tsk(o)
Output Skew; NOTE 1, 3
TBD
RMS Phase Jitter (Random);
NOTE 2
Intergration Range
1.875MHz - 20MHz
tjit(Ø)
0.50
ps
tL
PLL Lock Time
TBD
400
50
ms
ps
ꢀ
tR / tF
odc
Output Rise/Fall Time
Output Duty Cycle
20ꢀ to 80ꢀ
NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.
Measured at VDDO/2.
NOTE 2: Please refer to the Phase Noise Plot.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
840024AGI
www.icst.com/products/hiperclocks.html
REV. A DECEMBER 16, 2004
5
PRELIMINARY
ICS840024I
Integrated
Circuit
Systems, Inc.
FEMTO
C
LOCKS™ CRYSTAL
-
TO
-
LVCMOS/LVTTL FREQUENCY
SYNTHESIZER
TYPICAL PHASE NOISE AT 125MHZ (3.3V/3.3V)
0
-10
-20
Ethernet Filter
-30
-40
125MHz
RMS Phase Jitter (Random)
-50
-60
1.875MHz to 20MHz = 0.60ps (typical)
-70
-80
-90
Raw Phase Noise Data
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
Phase Noise Result by adding
Ethernet Filter to raw data
100
1k
10k
100k
1M
10M
100M
OFFSET FREQUENCY (HZ)
TYPICAL PHASE NOISE AT 125MHZ (3.3V/2.5V)
0
-10
-20
-30
Ethernet Filter
-40
-50
125MHz
RMS Phase Jitter (Random)
1.875MHz to 20MHz = 0.55ps (typical)
-60
-70
-80
-90
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
Raw Phase Noise Data
Phase Noise Result by adding
Ethernet Filter to raw data
100
1k
10k
100k
1M
10M
100M
OFFSET FREQUENCY (HZ)
840024AGI
www.icst.com/products/hiperclocks.html
REV. A DECEMBER 16, 2004
6
PRELIMINARY
ICS840024I
Integrated
Circuit
Systems, Inc.
FEMTO
CLOCKS™ CRYSTAL- -
TO
LVCMOS/LVTTL FREQUENCY
SYNTHESIZER
TYPICAL PHASE NOISE AT 125MHZ (2.5V/2.5V)
0
-10
-20
Ethernet Filter
-30
-40
125MHz
RMS Phase Jitter (Random)
-50
1.875MHz to 20MHz = 0.50ps (typical)
-60
-70
-80
-90
Raw Phase Noise Data
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
Phase Noise Result by adding
Ethernet Filter to raw data
100
1k
10k
100k
1M
10M
100M
OFFSET FREQUENCY (HZ)
840024AGI
www.icst.com/products/hiperclocks.html
REV. A DECEMBER 16, 2004
7
PRELIMINARY
ICS840024I
Integrated
Circuit
Systems, Inc.
FEMTO
C
LOCKS™ CRYSTAL
- -
TO
LVCMOS/LVTTL FREQUENCY
SYNTHESIZER
PARAMETER MEASUREMENT INFORMATION
2.05V 5ꢀ 1.25V 5ꢀ
1.65V 5ꢀ
SCOPE
SCOPE
VDD
VDDA
,
VDD
VDDA, VDDO
,
VDDO
Qx
Qx
LVCMOS
LVCMOS
GND
GND
-1.25V 5ꢀ
-1.65V 5ꢀ
3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT
3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT
1.25V 5ꢀ
Phase Noise Plot
SCOPE
VDD
,
VDDA, VDDO
Phase Noise Mask
Qx
LVCMOS
GND
Offset Frequency
f1
f2
RMS Jitter = Area Under the Masked Phase Noise Plot
-1.25V 5ꢀ
2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT
RMS PHASE JITTER
VDDO
80ꢀ
tF
80ꢀ
tR
Qx
2
20ꢀ
20ꢀ
Clock
Outputs
VDDO
2
Qy
tsk(o)
OUTPUT SKEW
OUTPUT RISE/FALL TIME
VDDO
2
Q0:Q3
Pulse Width
tPERIOD
tPW
odc =
tPERIOD
OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
840024AGI
www.icst.com/products/hiperclocks.html
REV. A DECEMBER 16, 2004
8
PRELIMINARY
ICS840024I
Integrated
Circuit
Systems, Inc.
FEMTO
CLOCKS™ CRYSTAL- -
TO
LVCMOS/LVTTL FREQUENCY
SYNTHESIZER
APPLICATION INFORMATION
POWER SUPPLY FILTERING TECHNIQUES
As in any high speed analog circuitry, the power supply pins
are vulnerable to random noise. The ICS840024I provides
separate power supplies to isolate any high switching
noise from the outputs to the internal PLL.VDD, VDDA, and VDDO
should be individually connected to the power supply
plane through vias, and bypass capacitors should be
used for each pin. To achieve optimum jitter performance,
power supply isolation is required. Figure 1 illustrates how
a 10Ω resistor along with a 10µF and a .01µF bypass
3.3V
VDD
.01µF
.01µF
10Ω
VDDA
10µF
capacitor should be connected to each VDDA
.
FIGURE 1. POWER SUPPLY FILTERING
CRYSTAL INPUT INTERFACE
The ICS840024I has been characterized with 18pF parallel below were determined using a 25MHz 18pF parallel reso-
resonant crystals. The capacitor values shown in Figure 2 nant crystal and were chosen to minimize the ppm error.
XTAL_IN
C1
22p
X1
18pF Parallel Crystal
XTAL_OUT
C2
22p
ICS840024I
Figure 2. CRYSTAL INPUt INTERFACE
840024AGI
www.icst.com/products/hiperclocks.html
REV. A DECEMBER 16, 2004
9
PRELIMINARY
ICS840024I
Integrated
Circuit
Systems, Inc.
FEMTO
C
LOCKS™ CRYSTAL
-
TO
-
LVCMOS/LVTTL FREQUENCY
SYNTHESIZER
RELIABILITY INFORMATION
TABLE 6. θJAVS. AIR FLOW TABLE FOR 20 LEAD TSSOP
θJA byVelocity (Linear Feet per Minute)
0
200
98.0°C/W
66.6°C/W
500
88.0°C/W
63.5°C/W
Single-Layer PCB, JEDEC Standard Test Boards
Multi-Layer PCB, JEDEC Standard Test Boards
114.5°C/W
73.2°C/W
NOTE: Most modern PCB designs use multi-layered boards.The data in the second row pertains to most designs.
TRANSISTOR COUNT
The transistor count for ICS840024I is: 3085
840024AGI
www.icst.com/products/hiperclocks.html
REV. A DECEMBER 16, 2004
10
PRELIMINARY
ICS840024I
Integrated
Circuit
Systems, Inc.
FEMTO
C
LOCKS™ CRYSTAL
-
TO
-
LVCMOS/LVTTL FREQUENCY
SYNTHESIZER
PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP
TABLE 7. PACKAGE DIMENSIONS
Millimeters
SYMBOL
MIN
MAX
N
A
20
--
1.20
0.15
1.05
0.30
0.20
6.60
A1
A2
b
0.05
0.80
0.19
0.09
6.40
c
D
E
6.40 BASIC
0.65 BASIC
E1
e
4.30
4.50
L
0.45
0°
0.75
8°
α
aaa
--
0.10
Reference Document: JEDEC Publication 95, MO-153
840024AGI
www.icst.com/products/hiperclocks.html
REV. A DECEMBER 16, 2004
11
PRELIMINARY
ICS840024I
Integrated
Circuit
Systems, Inc.
FEMTO
C
LOCKS™ CRYSTAL
- -
TO
LVCMOS/LVTTL FREQUENCY
SYNTHESIZER
TABLE 8. ORDERING INFORMATION
Part/Order Number
ICS840024AGI
Marking
TBD
Package
Count
72 per tube
2500
Temperature
20 Lead TSSOP
-40°C to 85°C
-40°C to 85°C
ICS840024AGIT
TBD
20 Lead TSSOP on Tape and Reel
The aforementioned trademarks, HiPerClockS™ and FEMTOCLOCKS™ are a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use
or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use
in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not
recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product
for use in life support devices or critical medical instruments.
840024AGI
www.icst.com/products/hiperclocks.html
REV. A DECEMBER 16, 2004
12
相关型号：
ICS840024AGILFT
Clock Generator, 125MHz, PDSO20, 6.50 X 4.40 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20
IDT
©2020 ICPDF网 联系我们和版权申明