ICS8501 [ICSI]
Low Skew 1-to-16 Differential Current Mode Fanout Buffer; 低偏移1至16差分电流模式扇出缓冲器
| 型号： | ICS8501 |
| 厂家： | 
INTEGRATED CIRCUIT SOLUTION INC |
| 描述： | Low Skew 1-to-16 Differential Current Mode Fanout Buffer |
| 文件： | 总8页 (文件大小：194K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Integrated
Circuit
Systems, Inc.
ICS8501
LOW SKEW 1-TO-16 DIFFERENTIAL
CURRENT MODE FANOUT BUFFER
FEATURES
GENERAL DESCRIPTION
• 16 small swing DCM outputs
The ICS8501 is a low skew, 1-to-16 Differential
,&6
Current Mode Fanout Buffer and a member of
the HiPerClockS family of High Performance
Clock Solutions from ICS. The ICS8501 is de-
signed to translate any differential signal levels
• Translates any differential input signal(PECL, HSTL, LVDS,
DCM) to DCM levels without external bias networks
HiPerClockS™
• Translates single ended input levels to DCM levels with a
to small swing differential current mode(DCM) output levels.
An external reference resistor is used to set the value of the
current supplied to an external load load/termination resis-
tor. The load resistor value is chosen to equal the value of
the characteristic line impedance of 50Ω. The ICS8501 is char-
acterizedatanoperatingsupplyvoltageof3.3V.
resistor bias network on the nCLK input
• Translates single ended input levels to inverted DCM levels
with a resistor bias network on the CLK input
• Voh(max)=1.2V
• 40% of Voh ≤ Vcrossover ≤ 60%ofVoh
• 45% ≤ Duty Cycle ≤ 55%
• Output frequency up to 500MHz
• 100ps output skew
The small swing outputs, accurate crossover voltage and duty
cycle makes the ICS8501 ideal for interfacing to todays most
advanced microprocessors.
• 3.3V operating supply
• 48 lead low-profile QFP(LQFP), 7mm x 7mm x 1.4mm
package body, 0.5mm package lead pitch
• 0°C to 70°C ambient operating temperature
BLOCK DIAGRAM
PIN ASSIGNMENT
CLK
nCLK
Q15
nQ15
Q0
nQ0
48 47 46 45 44 43 42 41 40 39 38 37
CLK
VCC
nQ0
Q0
VCC
Q11
nQ11
Q10
nQ10
GND
Q9
1
36
35
34
33
32
31
30
29
28
27
26
25
2
Q14
nQ14
Q1
nQ1
3
4
Q13
nQ13
Q2
nQ2
nQ1
Q1
5
6
ICS8501
7
GND
nQ2
Q2
Q3
nQ3
Q12
nQ12
nQ9
Q8
8
9
nQ3
Q3
nQ8
VCC
nc
10
11
12
Q4
nQ4
Q11
nQ11
VCC
13 14 15 16 17 18 19 20 21 22 23 24
Q5
nQ5
Q10
nQ10
Q6
nQ6
Q9
nQ9
Q7
nQ7
Q8
nQ8
48-Lead LQFP
Y Package
Top View
8501
www.icst.com
REV. A - AUGUST 23, 2000
1
Integrated
Circuit
Systems, Inc.
ICS8501
LOW SKEW 1-TO-16 DIFFERENTIAL
CURRENT MODE FANOUT BUFFER
TABLE 1. PIN DESCRIPTIONS
Number
Name
Type
Description
1, 11,
14, 24,
25, 35,
38, 48
VCC
Power
Power supply pin. Connect to 3.3V.
2, 3
4, 5
Q11, nQ11
Q10, nQ10
Output
Output
Differential output. Differential current mode interface levels.
Differential output. Differential current mode interface levels.
6, 19,
30, 43
GND
Power
Power supply pin. Connect to ground.
7, 8
9, 10
12
Q9, nQ9
Q8, nQ8
nc
Output
Output
Unused
Differential output. Differential current mode interface levels.
Differential output. Differential current mode interface levels.
No connection.
Reference current input. Used to set the output current. Connect to 475Ω
resistor to ground.
13
RREF
Input
15, 16
17, 18
20, 21
22, 23
26, 27
28, 29
36
Q7, nQ7
Q6, nQ6
Q5, nQ5
Q4, nQ4
Q3, nQ3
Q2, nQ2
CLK
Output
Output
Output
Output
Output
Output
Input
Differential output. Differential current mode interface levels.
Differential output. Differential current mode interface levels.
Differential output. Differential current mode interface levels.
Differential output. Differential current mode interface levels.
Differential output. Differential current mode interface levels.
Differential output. Differential current mode interface levels.
Non inverting differential clock input. Any differential input interface levels.
Inverting differential clock input. Any differential input interface levels.
Differential output. Differential current mode interface levels.
Differential output. Differential current mode interface levels.
Differential output. Differential current mode interface levels.
Differential output. Differential current mode interface levels.
37
nCLK
Input
39, 40
41, 42
44, 45
46, 47
Q15, nQ15
Q14, nQ14
Q13, nQ13
Q12, nQ12
Output
Output
Output
Output
TABLE 2. PIN CHARACTERISTICS
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
CIN
Input Capacitance
2
pF
Power Dissipation Capacitance
(per output)
CPD
VCC = 3.465V, f=250MHz
4.6
14
pF
ROUT
Output Impedance
KΩ
TABLE 3. FUNCTION TABLE
Inputs
Outputs
Input to Output Mode
Polarity
CLK
nCLK
Q0 thru Q15
nQ0 thru nQ15
0
1
0
1
0
1
1
0
1
0
1
0
0
1
Differential to Differential
Differential to Differential
Single Ended to Differential
Single Ended to Differential
Single Ended to Differential
Single Ended to Differential
Non Inverting
Non Inverting
Non Inverting
Non Inverting
Inverting
1
0
0
Biased; NOTE 1
1
Biased; NOTE 1
Biased; NOTE 1
Biased; NOTE 1
0
1
Inverting
NOTE 1: Single ended use requires that one of the differential inputs be biased. The voltage at the biased input sets the switch point for the
single ended input. For LVCMOS and LVTTL levels the recommended input bias network is a resistor to VCC, a resistor of equal value to
ground and a 0.1µF capacitor from the input to ground. The resulting switch point is approximately VCC/2 ± 300mV.
8501
www.icst.com
REV. A - AUGUST 23, 2000
2
Integrated
Circuit
Systems, Inc.
ICS8501
LOW SKEW 1-TO-16 DIFFERENTIAL
CURRENT MODE FANOUT BUFFER
ABSOLUTE MAXIMUM RATINGS
Supply Voltage
4.6V
Inputs
Outputs
Ambient Operating Temperature
Storage Temperature
-0.5V to VCC+0.5 V
-0.5V to VCC+0.5V
0°C to 70°C
-65°C to 150°C
Stresses beyond those listed underAbsolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications
only and functional operation of the device at these or any conditions beyond those listed in the DC Electrical Characteristics or AC Electrical
Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
TABLE 4. DC ELECTRICAL CHARACTERISTICS, VCC = 3.3V±5%, TA = 0°C TO 70°C
Symbol
Parameter
Test Conditions
Minimum
3.135
0.31
Typical
Maximum
Units
V
VCC
Operating Supply Voltage
Peak-to-Peak Input Voltage
3.3
3.465
1.3
2.4
1.3
5
VPP
V
LVPECL Levels
DCM, HSTL, LVDS, SSTL Levels
VIN = VCC
1.8
V
Common Mode Input Voltage;
NOTE 1
VCMR
0.31
V
IIH
Input High Current
Input Low Current
CLK, nCLK
CLK, nCLK
µA
µA
mA
mA
V
IIL
VIN = 0V
-5
ICC
IOH
VOH
VOL
Operating Supply Current
Output Current; NOTE 2
Output High Voltage
70
17
3.135V ≤ VCC ≤ 3.465V
RREF = 475Ω, RLOAD = 50Ω
RREF = 475Ω, RLOAD = 50Ω
11
14
0.71
0
0.6
1.2
0.05
Output Low Voltage
V
NOTE 1: Common mode input voltage for LVPECL is defined as the minimum VIH. The LVPECL values noted in Table 4A are for VCC = 3.3V.
VCMR for LVPECL will vary 1:1 with VCC. Common mode input voltage for DCM, HSTL, LVDS and SSTL is defined as the crossover
voltage. See Figure 1A and 1B.
NOTE 2: IOH is the current per output being supplied to the load and should be included in the total supply current calculation. Therefore
ICC(total) is equal to IOH times 16 plus ICC.
TABLE 5. AC ELECTRICAL CHARACTERISTICS, VCC = 3.3V±5%, TA = 0°C TO 70°C
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
Measured at the -3dB rolloff of the
peak-to-peak output voltage
fMAX
Maximum Input Frequency
500
MHz
tpLH
tpHL
tsk(o)
tsk(pp)
tR
Propagation Delay, Low-to-High
Propagation Delay, High-to-Low
Output Skew; NOTE 3
Part-to-Part Skew; NOTE 4
Output Rise Time
0 < f ≤ 250MHz
0 < f ≤ 250MHz
Measured on at VOX
Measured on at VOX
20% to 80%
2
2
3
ns
ns
ps
ps
ps
ps
3
100
650
700
700
175
175
tF
Output Fall Time
20% to 80%
tCYCLE/2
- 0.3
tCYCLE/2
+ 0.3
tPW
Output Pulse Width
tCYCLE/2
ns
V
VOX
Output Crossover Voltage
40% VOH
60% VOH
NOTE 1: All parameters measured at 250MHz unless noted otherwise.
NOTE 2: RREF equals 475Ω. Outputs terminated with 50Ω resistor connected to ground.
NOTE 3: Defined as skew across outputs at the same supply voltages and with equal load conditions.
NOTE 4: Defined as skew at different outputs on different devices operating at the same supply voltages and with equal load conditions.
8501
www.icst.com
REV. A - AUGUST 23, 2000
3
Integrated
Circuit
Systems, Inc.
ICS8501
LOW SKEW 1-TO-16 DIFFERENTIAL
CURRENT MODE FANOUT BUFFER
FIGURE 1A, 1B, 1C - INPUT CLOCK WAVEFORMS
VCC
CLK
CROSS POINTS
VPP
VCMR
nCLK
GND
FIGURE 1A - DCM, LVDS, HSTL, SSTL DIFFERENTIAL INPUT LEVELS
VCC
CLK
CROSS POINTS
VPP
VCMR
nCLK
GND
FIGURE 1B - LVPECL DIFFERENTIAL INPUT LEVEL
VCC
GND
CLK
or
nCLK
FIGURE 1C- LVCMOS AND LVTTL SINGLE ENDED INPUT LEVEL
8501
www.icst.com
REV. A - AUGUST 23, 2000
4
Integrated
Circuit
Systems, Inc.
ICS8501
LOW SKEW 1-TO-16 DIFFERENTIAL
CURRENT MODE FANOUT BUFFER
FIGURE 2A - TIMING WAVEFORMS
CLK
Vpp
nCLK
tPHL
tPLH
Q0 thru Q15
nQ0 thru nQ15
FIGURE 3A - PROPAGATION DELAYS
fin = 250MHz, Vpp = 300mV, tr = tf = 200ps
FIGURE 3A - OUTPUT SKEW DEFINITION & WAVEFORMS
Output Skew - Skew between any outputs. Outputs operating at the same temperature, supply voltages and with equal load
conditions.
CLK
Vpp
nCLK
Q0
CROSS POINTS
nQ0
tsk(o)
tsk(o)
Q1 thru Q15
CROSS POINTS
nQ1 thru nQ15
FIGURE 3A - OUTPUT SKEW
fin = 250MHz, Vpp = 300mV, tr = tf = 200ps
8501
www.icst.com
REV. A - AUGUST 23, 2000
5
Integrated
Circuit
Systems, Inc.
ICS8501
LOW SKEW 1-TO-16 DIFFERENTIAL
CURRENT MODE FANOUT BUFFER
FIGURE 3B - PART-TO-PART SKEW DEFINITION & WAVEFORMS
Part-to-Part Skew - Skew between any outputs on different parts. Outputs operating at the same temperature, supply voltages
and with equal load conditions.
CLK
Vpp
nCLK
PART 1
Q0
CROSS POINTS
nQ0
tsk(o)
tsk(o)
PART 2 Q1 thru Q15
CROSS POINTS
nQ1 thru nQ15
FIGURE 3B - PART-TO-PART SKEW
fin = 250MHz, Vpp = 300mV, tr = tf = 200ps
8501
www.icst.com
REV. A - AUGUST 23, 2000
6
Integrated
Circuit
Systems, Inc.
ICS8501
LOW SKEW 1-TO-16 DIFFERENTIAL
CURRENT MODE FANOUT BUFFER
PACKAGE OUTLINE AND DIMENSIONS - Y SUFFIX
e / 2
NOTE 4
D
NOTE 5, 7
D1
D/2
NOTE 3
-D-
-A, B, OR -D-
D1/2
b
NOTE 3
-B-
NOTE 3
-A-
E1
E
-A, B, OR -D-
N
O
T
E
5,
7
N
O
T
E
4
e
NOTES:
1. ALL DIMENSIONS AND TOLERANCING CONFORM TO ANSI
Y14.5-1982
2. DATUM PLANE -H- LOCATED AT MOLD PARTING LINE AND
COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY
AT BOTTOM OF PARTING LINE.
E/2
N/4 TIPS
0.20 C A-B
4X
D
3. DATUMS A-B AND -D- TO BE DETERMINED AT CENTERLINE
BETWEEN LEADS WHERE LEADS EXIT PLASTIC AT DATUM
E1/2
PLANE -H-
.
4. TO BE DETERMINED AT SEATING PLACE -C-
5. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD
PROTRUSION.
.
SEE DETAIL “A”
6. “N” IS THE TOTAL NUMBER OF TERMINALS.
7. THESE DIMENSIONS TO BE DETEREMINED AT DATUM PLANE
-H-.
8. PACKAGE TOP DIMENSIONS ARE SMALLER THAN BOTTOM
DIMENSIONS AND TOP OF PACKAGE WILL NOT OVERHANG
BOTTOM OF PACKAGE.
8 PLACES
11 / 13°
A
9. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION.
ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL
IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL
CONDITION.
10. CONTROLLING DIMENSION: MILLIMETER.
11. THIS OUTLINE CONFORMS TO JEDEC PUBLIBCATION 95
REGISTRATION MS-026, VARIATION BBC.
-H- NOTE 2 / / 0.10
C
ccc
-C-
SEE DETAIL “B”
12. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE
TO THE LOWEST POINT OF THE PACKAGE.
NOTE 9
ddd
M C A-B S D S
S
JEDEC VARIATION
Y
M
B
O
L
N
O
T
WITH LEAD FINISH
ALL DIMENSIONS IN MILLIMETERS
E
BBC
0.09 / 0.20
0.09 / 0.16
MIN.
NOM.
MAX.
1.60
0.15
1.45
A
A1
A2
D
12
0.05
BASE METAL
1.35
1.40
9.00 BSC.
7.00 BSC.
9.00 BSC.
7.00 BSC.
0.60
4
D1
E
7, 8
4
0° MIN.
E1
L
7, 8
-
0.05 S
0.08/0.20 R.
0.25
GAUGE PLANE
DATUM
PLANE
-H-
0.45
0.75
A2
A1
N
48
e
0.5 BSC.
0.22
0.08
R. MIN.
b
9
0.17
0.17
0.27
0.23
0.08
0.08
0° - 7 °
b1
ccc
ddd
0.20
0.20 MIN.
L
1.00 REF.
8501
www.icst.com
REV. A - AUGUST 23, 2000
7
Integrated
Circuit
Systems, Inc.
ICS8501
LOW SKEW 1-TO-16 DIFFERENTIAL
CURRENT MODE FANOUT BUFFER
ORDERING INFORMATION
Part/Order Number
ICS8501BY
Marking
ICS8501BY
ICS8501BY
Package
48 Lead LQFP
Count
250 per tray
2000
Temperature
0°C to 70°C
0°C to 70°C
ICS8501BYT
48 Lead LQFP on Tape and Reel
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its
use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for
use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental
requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize
or warrant any ICS product for use in life support devices or critical medical instruments.
8501
www.icst.com
REV. A - AUGUST 23, 2000
8
相关型号：
ICS8501BYLF
Low Skew Clock Driver, 16 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, MS-026, LQFP-48
IDT
ICS8501BYLFT
Low Skew Clock Driver, 16 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, MS-026, LQFP-48
IDT
ICS85102AGILF
Low Skew Clock Driver, 85102 Series, 2 True Output(s), 0 Inverted Output(s), PDSO16, 4.40 MM X 5.0 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16
IDT
ICS85102AGILFT
Low Skew Clock Driver, 85102 Series, 2 True Output(s), 0 Inverted Output(s), PDSO16, 4.40 MM X 5.0 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16
IDT
ICS85104AGI
Low Skew Clock Driver, 85104 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 6.50 MM X 4.40 MM, 0.92 MM HEIGHT, MO-153, TSSOP-20
IDT
ICS85104AGILF
Low Skew Clock Driver, 85104 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 6.50 MM X 4.40 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20
IDT
ICS85104AGIT
Low Skew Clock Driver, 85104 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 6.50 MM X 4.40 MM, 0.92 MM HEIGHT, MO-153, TSSOP-20
IDT
ICS85104AMI
Low Skew Clock Driver, 85104 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 7.50 MM, 12.80 MM, 2.30 MM HEIGHT, MS-013, MO-119, SOIC-20
IDT
©2020 ICPDF网 联系我们和版权申明