MK2704S [ICSI]

PLL Audio Clock Synthesizer; 音频PLL时钟合成器
MK2704S
型号: MK2704S
厂家: INTEGRATED CIRCUIT SOLUTION INC    INTEGRATED CIRCUIT SOLUTION INC
描述:

PLL Audio Clock Synthesizer
音频PLL时钟合成器

晶体 外围集成电路 光电二极管 时钟
文件: 总4页 (文件大小:66K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
PRELIMINARY INFORMATION  
MK2704  
PLL Audio Clock Synthesizer  
ICR O CLOC K  
Description  
Features  
The MK2704 is a low cost, low jitter, high  
performance PLL clock synthesizer designed to  
replace oscillators and PLL circuits in set-top box  
and multimedia systems. Using our patented  
analog Phase-Locked Loop (PLL) techniques, the  
device uses a fundamental 27 MHz crystal or clock  
input to produce a buffered reference clock and a  
selectable audio clock. The audio clock is  
frequency locked to the 27 MHz clock, assuring  
that the audio with zero ppm error and video will  
always track perfectly.  
• Packaged in 8 pin SOIC  
• Uses an inexpensive fundamental crystal, or clock  
• Output clocks of 16.9344 MHz, 18.432 MHz,  
and 36.864 MHz  
• Supports 384x MPEG sampling rates of 44.1 kHz,  
48 kHz and 96 kHz  
• Patented zero ppm synthesis error in all clocks  
• All frequencies are frequency locked  
• Advanced, low power, sub-micron CMOS process  
• 3.3 V or 5 V operating voltage  
Block Diagram  
VDD  
GND  
PLL  
Clock  
Synthesis  
and  
Output  
Buffer  
2
CLK  
S1:0  
Control  
Circuitry  
X1  
X2  
27 MHz  
crystal or  
clock  
Crystal  
Oscillator  
Output  
Buffer  
27.000 MHz  
(Capacitors are required for crystal tuning)  
MDS 2704 A  
1
Revision 062700  
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose •CA•95126•(408) 295-9800tel • www.icst.com  
PRELIMINARY INFORMATION  
MK2704  
PLL Audio Clock Synthesizer  
ICR O CLOC K  
Audio Clock Output Select Table (MHz)  
Pin Assignment  
S1  
0
0
1
1
S0  
0
1
0
1
CLK  
36.864  
Test  
16.9344  
18.432  
MK2704  
1
8
7
6
5
X2  
S0  
X1  
2
3
4
VDD  
GND  
Key: 0 = connect pin directly to ground  
1 = connect pin directly to VDD  
S1  
27M  
CLK  
8 pin SOIC  
Pin Descriptions  
Number  
Name  
Type Description  
XI Crystal Connection. Connect to a 27.0 MHz fundamental crystal or clock.  
1
2
3
4
5
6
7
8
X1  
VDD  
GND  
27M  
CLK  
S1  
P
P
Connect to +3.3V or +5V.  
Connect to ground.  
O
O
27.00 MHz buffered reference clock output.  
Audio Clock Output per table above.  
I(PU) Audio Clock Frequency Select Input #1. Determines CLK output per table above.  
I(PU) Audio Clock Frequency Select Input #0. Determines CLK output per table above.  
XO Crystal Connection to a 27.0 MHz crystal, or leave unconnected for clock input.  
S0  
X2  
Key: XI, XO = Crystal connections; I(PU) = Input with internal pull-up resistor; O = output;  
P = power supply connection  
MDS 2704 A  
2
Revision 062700  
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose •CA•95126•(408) 295-9800tel • www.icst.com  
PRELIMINARY INFORMATION  
MK2704  
PLL Audio Clock Synthesizer  
ICR O CLOC K  
Electrical Specifications  
Parameter  
Conditions  
Minimum  
Typical  
Maximum  
Units  
ABSOLUTE MAXIMUM RATINGS (note 1)  
Supply voltage, VDD  
Referenced to GND  
7
VDD+0.5  
70  
V
V
Inputs and Clock Outputs  
Ambient Operating Temperature  
Soldering Temperature  
Storage temperature  
Referenced to GND  
MK2704S  
-0.5  
0
°C  
°C  
°C  
Max of 10 seconds  
260  
-65  
150  
DC CHARACTERISTICS (VDD = 3.3V unless noted)  
Operating Voltage, VDD  
3.13  
5.50  
(VDD/2)-1  
0.8  
V
V
Input High Voltage, VIH, X1 pin only  
Input Low Voltage, VIL, X1 pin only  
Input High Voltage, VIH  
Note 2  
Note 2  
(VDD/2)+1  
V
2
V
Input Low Voltage, VIL  
V
Output High Voltage, VOH  
Output Low Voltage, VOL  
Output High Voltage, VOH, CMOS level  
Operating Supply Current, IDD  
Short Circuit Current  
IOH=-12mA  
IOL=12mA  
IOH=-4mA  
No Load  
2.4  
V
0.4  
V
VDD-0.4  
V
10  
±50  
5
mA  
mA  
pF  
ppm  
Each output  
S1, S0  
Input Capacitance  
Frequency synthesis error  
All clocks  
0
AC CHARACTERISTICS (VDD = 3.3V unless noted)  
Input Crystal Frequency  
27.00  
MH z  
ppm  
ns  
Input Crystal Accuracy  
±30  
1.5  
1.5  
60  
Output Clock Rise Time  
0.8 to 2.0V  
2.0 to 0.8V  
At 1.4V  
Output Clock Fall Time  
ns  
Output Clock Duty Cycle  
Maximum Absolute Jitter, short term  
40  
%
±190  
ps  
Notes: 1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged  
exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability.  
2. CMOS level input. Nominal trip point is VDD/2 for 3.3 V or 5 V operation.  
External Components  
The MK2704 requires a minimum number of external components for proper operation. For a crystal input,  
one load capacitor should be connected from each of the X1 and X2 pins to ground. The value (in pF) of  
each crystal load capacitor should equal (C -16)•2, where C is the crystal’s load (correlation) capacitance  
L
L
in pF. The input crystal must be connected as close to the chip as possible. The input crystal should be a  
parallel resonant, fundamental, AT cut 27 MHz. For a clock input, connect to X1 and leave X2  
unconnected. Decoupling capacitors of 0.01µF should be connected between VDD and GND on pins 2  
and 3, as close to the MK2704 as possible. A series termination resistor of 33 Wmay be used for the clock  
output.  
MDS 2704 A  
3
Revision 062700  
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose •CA•95126•(408) 295-9800tel • www.icst.com  
PRELIMINARY INFORMATION  
MK2704  
PLL Audio Clock Synthesizer  
ICR O CLOC K  
Package Outline and Package Dimensions  
(For current dimensional specifications, see JEDEC Publication No. 95.)  
8 pin SOIC  
Inches  
Min  
Millimeters  
Symbol  
A
Max  
Min  
1.35  
0.10  
0.33  
0.19  
4.80  
3.80  
1.27 BSC  
5.80  
0.25  
0.41  
Max  
0.0532 0.0688  
0.0040 0.0098  
0.0130 0.0200  
0.0075 0.0098  
0.1890 0.1968  
0.1497 0.1574  
.050 BSC  
1.75  
0.24  
0.51  
0.24  
5.00  
4.00  
A1  
B
C
E
H
INDEX  
AREA  
D
E
e
H
h
0.2284 0.2440  
0.0099 0.0195  
0.0160 0.0500  
6.20  
0.50  
1.27  
1
2
L
h x 45°  
D
A
A1  
C
B
e
L
Ordering Information  
Part/Order Number  
MK2704S  
Marking  
MK2704S  
MK2704S  
Shipping packaging  
tubes  
Package  
Temperature  
0 to 70 °C  
0 to 70 °C  
8 pin SOIC  
8 pin SOIC  
MK2704STR  
tape and reel  
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Inc. (ICS) assumes no responsibility for either its use or for  
the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use  
in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental  
requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize  
or warrant any ICS product for use in life support devices or critical medical instruments.  
MDS 2704 A  
4
Revision 062700  
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose •CA•95126•(408) 295-9800tel • www.icst.com  

相关型号:

MK2704STR

PLL Audio Clock Synthesizer
ICSI

MK2705

Audio Clock Source
ICSI

MK2705SI

Clock Generator, 24.576MHz, PDSO8, 0.150 INCH, SOIC-8
IDT

MK2705SILF

Clock Generator, 24.576MHz, PDSO8, 0.150 INCH, SOIC-8
IDT

MK2705SITRLF

Clock Generator, 24.576MHz, PDSO8, 0.150 INCH, SOIC-8
IDT

MK2705STR

Video Clock Generator, 24.576MHz, PDSO8, 0.150 INCH, SOIC-8
IDT

MK2712

NTSC/PAL Clock Source
ICSI

MK2712S

NTSC/PAL Clock Source
ICSI

MK2712STR

NTSC/PAL Clock Source
ICSI

MK2714S

Video Clock Generator, 74.17582418MHz, CMOS, PDSO8, SOIC-8
IDT

MK2714SLF

Video Clock Generator, 74.17582418MHz, CMOS, PDSO8, SOIC-8
IDT

MK2714STR

Video Clock Generator, 74.17582418MHz, CMOS, PDSO8, SOIC-8
IDT