Toggle navigation
首页
加载中...
马上查询
×
马上查询
关闭背景特效
首页
|
元器件品牌
ICS93732
[ICS]
Low Cost DDR Phase Lock Loop Zero Delay Buffer; 低成本DDR锁相环零延迟缓冲器
元器件型号：
ICS93732
生产厂家：
INTEGRATED CIRCUIT SYSTEMS
描述和应用：
Low Cost DDR Phase Lock Loop Zero Delay Buffer
低成本DDR锁相环零延迟缓冲器
双倍数据速率
PDF文件：
总8页 (文件大小：482K)
下载文档：
下载PDF数据表文档文件
型号参数：ICS93732参数
查看货源
ICS93732AF
PLL Based Clock Driver, 93732 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 0.209 INCH, MO-150, SSOP-28
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
0
IDT
ICS93732AFLF
PLL Based Clock Driver, 93732 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 0.209 INCH, GREEN, MO-150, SSOP-28
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
0
IDT
ICS93732AFLF-T
93732 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28, 0.209 INCH, GREEN, MO-150, SSOP-28
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
0
IDT
ICS93732AFT
PLL Based Clock Driver, 93732 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 0.209 INCH, MO-150, SSOP-28
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
0
IDT
ICS93732AF-T
93732 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28, 0.209 INCH, MO-150, SSOP-28
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
0
IDT
ICS93732AGT
PLL Based Clock Driver, 93732 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 4.40 MM, 0.65 MM PITCH, MO-153, TSSOP-28
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
0
IDT
ICS93732FLF-T
Low Cost DDR Phase Lock Loop Zero Delay Buffer
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
39
ICS
ICS93732F-T
Clock Driver
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
0
IDT
ICS93732G-T
Low Cost DDR Phase Lock Loop Zero Delay Buffer
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
13
ICS
ICS93732G-T
Low Cost DDR Phase Lock Loop Zero Delay Buffer
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
7
ICS
ICS93732YGLF-T
PLL Based Clock Driver, 93732 Series, 6 True Output(s), 6 Inverted Output(s), PDSO28, 4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-28
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
0
IDT
ICS93732YG-T
PLL Based Clock Driver, 6 True Output(s), 6 Inverted Output(s), PDSO28, 0.173 INCH, MO-153, TSSOP-28
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
0
IDT
ICS93735
DDR Phase Lock Loop Zero Delay Clock Buffer
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
252
ICS
ICS93735F-T
DDR Phase Lock Loop Zero Delay Clock Buffer
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
37
ICS
ICS93735YFLF-T
PLL Based Clock Driver, 93735 Series, 10 True Output(s), 0 Inverted Output(s), PDSO48, 0.300 INCH, ROHS COMPLIANT, MO-118, SSOP-48
Warning
: Undefined variable $rtag in
/www/wwwroot/www.icpdf.com/pdf/pdf/index.php
on line
156
-
0
ICT
©2020 ICPDF网
联系我们和版权申明
INTEGRATED CIRCUIT SYSTEMS 
