23S05E-1HDC8 [IDT]
Clock Driver, PDSO8;
| 型号： | 23S05E-1HDC8 |
| 厂家： | 
INTEGRATED DEVICE TECHNOLOGY |
| 描述： | Clock Driver, PDSO8 光电二极管 |
| 文件： | 总8页 (文件大小：67K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
IDT23S05E
3.3V ZERO DELAY CLOCK
BUFFER, SPREAD SPECTRUM
COMPATIBLE
FEATURES:
DESCRIPTION:
• Phase-Lock Loop Clock Distribution
• 10MHz to 200MHz operating frequency
• Distributes one clock input to one bank of five outputs
• Zero Input-Output Delay
The IDT23S05E is a high-speed phase-lock loop (PLL) clock buffer,
designed to address high-speed clock distribution applications. The zero
delay is achieved by aligning the phase between the incoming clock and
the output clock, operable within the range of 10 to 200MHz.
• Output Skew < 250ps
The IDT23S05E is an 8-pin version of the IDT23S09E. IDT23S05E
accepts one reference input, and drives out five low skew clocks. The -1H
version of this device operates up to 200MHz frequency and has a higher
drive than the -1 device. All parts have on-chip PLLs which lock to an input
clockontheREFpin. ThePLLfeedbackison-chipandisobtainedfromthe
CLKOUT pad. In the absence of an input clock, the IDT23S05E enters
• Low jitter <200 ps cycle-to-cycle
• IDT23S05E-1 for Standard Drive
• IDT23S05E-1H for High Drive
• No external RC network required
• Operates at 3.3V VDD
• Power down mode
• Spread spectrum compatible
• Available in SOIC package
power down. In this mode, the device will draw less than 12µA for
CommercialTemperaturerangeandlessthan25µAforIndustrialtempera-
ture range, the outputs are tri-stated, and the PLL is not running, resulting
in a significant reduction of power.
The IDT23S05E is characterized for both Industrial and Commercial
NOTE: EOL for non-green parts to occur on 5/13/10 per
PDNU-09-01
operation.
FUNCTIONALBLOCKDIAGRAM
8
CLKOUT
3
CLK1
PLL
1
Control
Logic
REF
2
CLK2
CLK3
CLK4
5
7
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
AUGUST 2009
1
c
2006 Integrated Device Technology, Inc.
DSC - 6398/7
IDT23S05E
3.3VZERODELAYCLOCKBUFFER,SPREADSPECTRUM
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
PINCONFIGURATION
ABSOLUTEMAXIMUMRATINGS(1)
Symbol
Rating
Max.
–0.5to+4.6
–0.5to+5.5
–0.5to
VDD+0.5
–50
Unit
V
VDD
SupplyVoltageRange
InputVoltageRange(REF)
InputVoltageRange
(except REF)
(2)
VI
VI
V
1
REF
8
7
6
5
CLKOUT
CLK4
V
CLK2
2
IIK (VI < 0)
IO (VO = 0 to VDD)
VDD or GND
TA = 55°C
(instillair)(3)
TSTG
InputClampCurrent
ContinuousOutputCurrent
ContinuousCurrent
mA
mA
mA
W
VDD
3
4
CLK1
GND
±50
CLK3
±100
MaximumPowerDissipation
0.7
StorageTemperatureRange
CommercialTemperature
Range
–65to+150
0 to +70
°C
°C
SOIC
TOP VIEW
Operating
Temperature
Operating
IndustrialTemperature
Range
-40to+85
°C
Temperature
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. The input and output negative-voltage ratings may be exceeded if the input and output
clamp-current ratings are observed.
3. The maximum package power dissipation is calculated using a junction temperature
of 150°C and a board trace length of 750 mils.
APPLICATIONS:
• SDRAM
• Telecom
• Datacom
• PC Motherboards/Workstations
• Critical Path Delay Designs
PINDESCRIPTION
Pin Name
REF(1)
Pin Number
Type
IN
FunctionalDescription
1
2
3
4
5
6
7
Inputreferenceclock, 5Volttolerantinput
Output clock
CLK2(2)
CLK1(2)
GND
Out
Out
Output clock
Ground
Out
Ground
CLK3(2)
Output clock
VDD
CLK4(2)
PWR
Out
3.3V Supply
Output clock
CLKOUT(2)
8
Out
Outputclock, internalfeedbackonthispin
NOTES:
1. Weak pull down.
2. Weak pull down on all outputs.
2
IDT23S05E
3.3VZERODELAYCLOCKBUFFER,SPREADSPECTRUM
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
OPERATINGCONDITIONS-COMMERCIAL
Symbol
Parameter
Min.
3
Max.
3.6
70
Unit
V
VDD
SupplyVoltage
TA
OperatingTemperature(AmbientTemperature)
Load Capacitance < 100MHz
0
°C
pF
CL
—
—
—
30
Load Capacitance 100MHz - 200MHz
InputCapacitance
10
CIN
7
pF
DCELECTRICALCHARACTERISTICS-COMMERCIAL
Symbol
VIL
Parameter
Conditions
Min.
—
2
Max.
0.8
—
Unit
V
InputLOWVoltageLevel
Input HIGH Voltage Level
InputLOWCurrent
Input HIGH Current
OutputLOWVoltage
VIH
V
IIL
VIN = 0V
—
—
—
50
µA
µA
V
IIH
VIN = VDD
100
0.4
VOL
StandardDrive
High Drive
IOL = 8mA
IOL = 12mA (-1H)
IOH = -8mA
VOH
Output HIGH Voltage
StandardDrive
High Drive
2.4
—
V
IOH = -12mA (-1H)
IDD_PD
IDD
Power Down Current
SupplyCurrent
REF = 0MHz
—
—
12
32
µA
mA
UnloadedOutputsat 66.66MHz
SWITCHINGCHARACTERISTICS(23S05E-1)-COMMERCIAL(1,2)
Symbol
Parameter
Conditions
Min.
10
10
40
—
Typ.
Max.
Unit
t1
OutputFrequency
10pFLoad
30pFLoad
—
—
50
—
—
—
0
200
100
60
MHz
Duty Cycle = t2 ÷ t1
RiseTime
Measured at 1.4V, FOUT = 66.66MHz
Measured between 0.8V and 2V
Measured between 0.8V and 2V
Alloutputsequallyloaded
%
t3
t4
t5
t6
t7
tJ
2.5
2.5
250
350
700
200
ns
ns
ps
ps
ps
ps
FallTime
—
OutputtoOutputSkew
—
Delay, REF Rising Edge to CLKOUT Rising Edge MeasuredatVDD/2
—
Device-to-Device Skew
Measured at VDD/2 on the CLKOUT pins of devices
—
0
Cycle-to-Cycle Jitter, pk - pk
Measuredat66.66MHz,loadedoutputs
—
—
tLOCK
PLLLockTime
Stable power supply, valid clock presented on REF pin
—
—
1
ms
NOTES:
1. REF Input has a threshold voltage of VDD/2.
2. All parameters specified with loaded outputs.
3
IDT23S05E
3.3VZERODELAYCLOCKBUFFER,SPREADSPECTRUM
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
SWITCHINGCHARACTERISTICS(23S05E-1H)-COMMERCIAL(1,2)
Symbol
Parameter
OutputFrequency
Conditions
Min.
10
Typ.
—
Max.
200
Unit
t1
10pFLoad
30pFLoad
MHz
10
—
100
Duty Cycle = t2 ÷ t1
Duty Cycle = t2 ÷ t1
RiseTime
Measured at 1.4V, FOUT = 66.66MHz
Measured at 1.4V, FOUT <50MHz
Measured between 0.8V and 2V
Measured between 0.8V and 2V
Alloutputsequallyloaded
40
45
—
—
—
—
—
1
50
50
—
—
—
0
60
55
%
%
t3
1.5
1.5
250
350
700
—
ns
t4
FallTime
ns
t5
OutputtoOutputSkew
ps
t6
t7
Delay, REF Rising Edge to CLKOUT Rising Edge MeasuredatVDD/2
ps
Device-to-Device Skew
OutputSlewRate
Measured at VDD/2 on the CLKOUT pins of devices
0
ps
t8
Measured between 0.8V and 2V using Test Circuit #2
Measuredat66.66MHz,loadedoutputs
—
—
—
V/ns
ps
tJ
Cycle-to-Cycle Jitter, pk - pk
PLLLockTime
—
—
200
1
tLOCK
Stable power supply, valid clock presented on REF pin
ms
NOTES:
1. REF Input has a threshold voltage of VDD/2.
2. All parameters specified with loaded outputs.
OPERATINGCONDITIONS-INDUSTRIAL
Symbol
Parameter
Min.
3
Max.
Unit
VDD
SupplyVoltage
3.6
+85
30
V
TA
OperatingTemperature(AmbientTemperature)
Load Capacitance < 100MHz
-40
—
°C
pF
CL
Load Capacitance 100MHz - 200MHz
InputCapacitance
—
10
CIN
—
7
pF
DCELECTRICALCHARACTERISTICS-INDUSTRIAL
Symbol
VIL
Parameter
Conditions
Min.
—
2
Max.
Unit
V
InputLOWVoltageLevel
Input HIGH Voltage Level
InputLOWCurrent
Input HIGH Current
OutputLOWVoltage
0.8
—
VIH
V
IIL
VIN = 0V
—
—
—
50
µA
µA
V
IIH
VIN = VDD
100
0.4
VOL
StandardDrive
High Drive
IOL = 8mA
IOL = 12mA (-1H)
IOH = -8mA
VOH
Output HIGH Voltage
StandardDrive
High Drive
2.4
—
V
IOH = -12mA (-1H)
IDD_PD
IDD
Power Down Current
SupplyCurrent
REF = 0MHz
—
—
25
35
µA
mA
UnloadedOutputsat 66.66MHz
4
IDT23S05E
3.3VZERODELAYCLOCKBUFFER,SPREADSPECTRUM
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
SWITCHINGCHARACTERISTICS(23S05E-1)-INDUSTRIAL(1,2)
Symbol
Parameter
Conditions
Min.
10
10
40
—
Typ.
—
—
50
—
—
—
0
Max.
200
100
60
Unit
t1
OutputFrequency
10pFLoad
30pFLoad
MHz
Duty Cycle = t2 ÷ t1
RiseTime
Measured at 1.4V, FOUT = 66.66MHz
Measured between 0.8V and 2V
Measured between 0.8V and 2V
Alloutputsequallyloaded
%
t3
t4
t5
t6
t7
tJ
2.5
ns
ns
ps
ps
ps
ps
FallTime
—
2.5
OutputtoOutputSkew
—
250
350
700
200
Delay, REF Rising Edge to CLKOUT Rising Edge MeasuredatVDD/2
—
Device-to-Device Skew
Measured at VDD/2 on the CLKOUT pins of devices
—
0
Cycle-to-Cycle Jitter, pk - pk
Measuredat66.66MHz,loadedoutputs
—
—
tLOCK
PLLLockTime
Stable power supply, valid clock presented on REF pin
—
—
1
ms
NOTES:
1. REF Input has a threshold voltage of VDD/2.
2. All parameters specified with loaded outputs.
SWITCHINGCHARACTERISTICS(23S05E-1H)-INDUSTRIAL(1,2)
Symbol
Parameter
OutputFrequency
Conditions
Min.
10
Typ.
—
Max.
200
Unit
t1
10pFLoad
30pFLoad
MHz
10
—
100
Duty Cycle = t2 ÷ t1
Duty Cycle = t2 ÷ t1
RiseTime
Measured at 1.4V, FOUT = 66.66MHz
Measured at 1.4V, FOUT <50MHz
Measured between 0.8V and 2V
Measured between 0.8V and 2V
Alloutputsequallyloaded
40
45
—
—
—
—
—
1
50
50
—
—
—
0
60
55
%
%
t3
1.5
1.5
250
350
700
—
ns
t4
FallTime
ns
t5
OutputtoOutputSkew
ps
t6
t7
Delay, REF Rising Edge to CLKOUT Rising Edge MeasuredatVDD/2
ps
Device-to-Device Skew
OutputSlewRate
Measured at VDD/2 on the CLKOUT pins of devices
0
ps
t8
Measured between 0.8V and 2V using Test Circuit #2
Measuredat66.66MHz,loadedoutputs
—
—
—
V/ns
ps
tJ
Cycle-to-Cycle Jitter, pk - pk
PLLLockTime
—
—
200
1
tLOCK
Stable power supply, valid clock presented on REF pin
ms
NOTES:
1. REF Input has a threshold voltage of VDD/2.
2. All parameters specified with loaded outputs.
5
IDT23S05E
3.3VZERODELAYCLOCKBUFFER,SPREADSPECTRUM
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
ZERO DELAY AND SKEW CONTROL
All outputs should be uniformly loaded in order to achieve Zero I/O Delay. Since the CLKOUT pin is the internal feedback for the PLL, its relative
loading can affect and adjust the input/output delay.
For designs utilizing zero I/O Delay, all outputs including CLKOUT must be equally loaded. Even if the output is not used, it must have a capacitive
load equal to that on the other outputs in order to obtain true zero I/O Delay. For zero output-to-output skew, all outputs must be loaded equally.
SPREAD SPECTRUM COMPATIBLE
Many systems being designed now use a technology called Spread Spectrum Frequency Timing Generation. This product is designed not to filter
offtheSpreadSpectrumfeatureofthereferenceinput, assumingitexists. WhenazerodelaybufferisnotdesignedtopasstheSpreadSpectrumfeature
through, the result is a significant amount of tracking skew, which may cause problems in systems requiring synchronization.
6
IDT23S05E
3.3VZERODELAYCLOCKBUFFER,SPREADSPECTRUM
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
SWITCHINGWAVEFORMS
1.4V
t1
Output
t2
1.4V
1.4V
1.4V
1.4V
Output
t5
Output to Output Skew
Duty Cycle Timing
3.3V
0V
VDD/2
REF
2V
0.8V
t4
0.8V
t3
2V
Output
VDD/2
Output
t6
Input to Output Propagation Delay
All Outputs Rise/Fall Time
CLKOUT
Device 1
VDD/2
CLKOUT
Device 2
VDD/2
t7
Device to Device Skew
TESTCIRCUITS
VDD
VDD
1K
1K
CLKOUT
CLKOUT
10pF
0.1 F
0.1 F
OUTPUTS
OUTPUTS
CLOAD
VDD
GND
VDD
0.1 F
0.1 F
GND
GND
GND
Test Circuit 2 (t8, Output Slew Rate On -1H Devices)
Test Circuit 1 (all Parameters Except t8)
7
IDT23S05E
3.3VZERODELAYCLOCKBUFFER,SPREADSPECTRUM
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
ORDERINGINFORMATION
XXXXX
XX
X
IDT
Package Process
Device Type
o
o
Commercial (0 C to +70 C)
Blank
I
o
o
Industrial (-40 C to +85 C)
DC
DCG
Small Outline
SOIC - Green
Zero Delay Clock Buffer with High Drive Output,
Spread Spectrum Compatible
23S05E-1
23S05E-1H
*NOTE: EOL for non-green parts to occur on 5/13/10 per
PDNU-09-01
Part / Order Number
Shipping Packaging
Package
Temperature
23S05E-1DC*
23S05E-1DC8*
23S05E-1DCI*
Tubes
Tape and Reel
Tubes
Tape and Reel
Tubes
Tape and Reel
Tubes
Tape and Reel
Tubes
Tape and Reel
Tubes
Tape and Reel
Tubes
Tape and Reel
Tubes
Tape and Reel
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
0° to +70° C
0° to +70° C
-40° to +85°C
-40° to +85°C
0° to +70° C
0° to +70° C
-40° to +85°C
-40° to +85°C
0° to +70° C
0° to +70° C
-40° to +85°C
-40° to +85°C
0° to +70° C
0° to +70° C
-40° to +85°C
-40° to +85°C
23S05E-1DCI8*
23S05E-1HDC*
23S05E-1HDC8*
23S05E-1HDCI*
23S05E-1HDCI8*
23S05E-1DCG
23S05E-1DCG8
23S05E-1DCGI
23S05E-1DCGI8
23S05E-1HDCG
23S05E-1HDCG8
23S05E-1HDCGI
23S05E-1HDCGI8
CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138
for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
for Tech Support:
clockhelp@idt.com
www.idt.com
8
相关型号：
23S05E-1HDCI
PLL Based Clock Driver, 23S Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, SOIC-8
IDT
23S05T-1DC
PLL Based Clock Driver, 23S Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, SOIC-8
IDT
23S05T-1DC8
PLL Based Clock Driver, 23S Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, SOIC-8
IDT
©2020 ICPDF网 联系我们和版权申明