501-DPK [IDT]
LOCO? PLL CLOCK MULTIPLIER; LOCO ™ PLL时钟乘法器
| 型号： | 501-DPK |
| 厂家： | 
INTEGRATED DEVICE TECHNOLOGY |
| 描述： | LOCO? PLL CLOCK MULTIPLIER |
| 文件： | 总7页 (文件大小：177K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
DATASHEET
LOCO™ PLL CLOCK MULTIPLIER
ICS501B
Description
Features
TM
The ICS501B LOCO is the most cost effective way to
• Packaged as 8 pin SOIC or die
• Pb (lead) free package
• IDT’s lowest cost PLL clock
• Zero ppm multiplication error
• Output clock frequencies up to 15 MHz
• Extremely low jitter of 25 ps (one sigma)
• Compatible with popular CPUs
• Duty cycle of 45/55 up to 20 MHz
• Nine selectable frequencies
• Operating voltage of 3.3 V or 5.5 V
• Tri-state output for board level testing
• 25 mA drive capability at TTL levels
• Ideal for oscillator replacement
• Industrial temperature version available
• Advanced, low-power CMOS process
generate a high-quality clock output from a lower
frequency crystal or clock input. The name LOCO
stands for Low Cost Oscillator, as it is designed to
replace crystal oscillators in most electronic systems.
Using Phase-Locked Loop (PLL) techniques, the
device uses a standard fundamental mode,
inexpensive crystal to produce output clocks up to 15
MHz.
Stored in the chip’s ROM is the ability to generate nine
different multiplication factors, allowing one chip to
output many common frequencies (see table on page
2).
The device also has an output enable pin which
tri-states the clock output when the OE pin is taken low.
This product is intended for clock generation. It has low
output jitter (variation in the output period), but input to
output skew and jitter are not defined or guaranteed.
For applications which require defined input to output
skew, use the ICS570B.
Block Diagram
VDD
2
S1:0
PLL Clock
Multiplier
Circuitry
and ROM
X1/ICLK
CLK
Crystal or
Clock input
Crystal
Oscillator
X2
Optional crystal capacitors
OE
GND
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
1
ICS501B
REV F 051310
ICS501B
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
Pin Assignment
Clock Output Table
S1 S0
CLK
4X input
Minimum Input
0
0
0
M
1
0.5 MHz
1 MHz
X1/ICLK
VDD
8
7
6
5
1
2
3
4
X2
5.3125X input
5X input
OE
S0
0
0.5 MHz
0.5 MHz
1 MHz
M
M
M
1
0
6.25X input
2X input
GND
S1
M
1
CLK
3.125X input
6X input
1 MHz
0
0.5MHz
0.5MHz
0.5MHz
8 Pin (150 mil) SOIC
1
M
1
3X input
1
8X input
0 = connect directly to ground
1 = connect directly to VDD
M = leave unconnected (floating)
Pin Descriptions
Pin
Pin
Pin
Type
Pin Description
Number Name
1
2
3
4
5
6
7
8
XI/ICLK
VDD
GND
S1
Input
Power
Crystal connection or clock input.
Connect to +3.3 V or +5 V.
Connect to ground.
Power
Tri-level Iinput
Output
Select 1 for output clock. Connect to GND or VDD or float.
Clock output per table above.
CLK
S0
Tri-level Input
Input
Select 0 for output clock. Connect to GND or VDD or float.
Output enable. Tri-states CLK output when low. Internal pull-up.
Crystal connection. Leave unconnected for clock input.
OE
X2
Output
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
2
ICS501B
REV F 051310
ICS501B
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
parallel resonant, fundamental mode crystal should be
used. The device crystal connections should include
pads for small capacitors from X1 to ground and from
X2 to ground. These capacitors are used to adjust the
stray capacitance of the board to match the nominally
required crystal load capacitance. Because load
capacitance can only be increased in this trimming
process, it is important to keep stray capacitance to a
minimum by using very short PCB traces (and no vias)
between the crystal and device. Crystal capacitors, if
needed, must be connected from each of the pins X1
and X2 to ground.
External Components
Decoupling Capacitor
As with any high-performance mixed-signal IC, the
ICS501B must be isolated from system power supply
noise to perform optimally.
A decoupling capacitor of 0.01µF must be connected
between VDD and the GND. It must be connected close
to the ICS501B to minimize lead inductance. No
external power supply filtering is required for the
ICS501B.
The value (in pF) of these crystal caps should equal (C
L
Series Termination Resistor
A 33Ωterminating resistor can be used next to the CLK
pin for trace lengths over one inch.
-12 pF)*2. In this equation, C = crystal load capacitance
L
in pF. Example: For a crystal with a 16 pF load
capacitance, each crystal capacitor would be 8 pF
[(16-12) x 2] = 8.
Crystal Load Capacitors
The total on-chip capacitance is approximately 12 pF. A
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICS501B. These ratings,
which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of
the device at these or any other conditions above those indicated in the operational sections of the
specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can
affect product reliability. Electrical parameters are guaranteed only over the recommended operating
temperature range.
Item
Rating
Supply Voltage, VDD
All Inputs and Outputs
7 V
-0.5 V to VDD+0.5 V
-40 to +85° C
-65 to +150° C
260°C
Ambient Operating Temperature
Storage Temperature
Soldering Temperature
Recommended Operation Conditions
Parameter
Min.
Typ.
Max.
+70
Units
° C
Ambient Operating Temperature
Power Supply Voltage (measured in respect to GND)
0
+3.14
+5.25
V
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
3
ICS501B
REV F 051310
ICS501B
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
DC Electrical Characteristics
VDD=5.0 V 5% , Ambient temperature 0 to +70°C, unless stated otherwise
Parameter
Symbol Conditions
Min.
3.14
Typ.
Max.
Units
V
Operating Voltage
VDD
5.25
Input High Voltage, ICLK only
Input Low Voltage, ICLK only
Input High Voltage
V
ICLK (pin 1)
ICLK (pin 1)
OE (pin 7)
OE (pin 7)
S0, S1
(VDD/2)+1
V
IH
V
(VDD/2)-1
0.8
V
IL
V
2.0
VDD-0.5
2.4
V
IH
Input Low Voltage
V
V
IL
Input High Voltage
V
V
IH
Input Low Voltage
V
S0, S1
0.5
V
IL
Output High Voltage
V
I
I
= -25 mA
= 25 mA
V
OH
OH
OL
Output Low Voltage
V
0.4
V
OL
IDD Operating Supply Current
Short Circuit Current
No load
20
+70
270
4
mA
mA
kΩ
pF
Ω
CLK output
Pin 7
On-Chip Pull-up Resistor
Input Capacitance, S1, S0, and OE
Nominal Output Impedance
Pins 4, 6, 7
20
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
4
ICS501B
REV F 051310
ICS501B
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
AC Electrical Characteristics
VDD = 5.0 V 5%, Ambient Temperature 0 to +70° C, unless stated otherwise
Parameter
Symbol
Conditions
Min. Typ. Max. Units
Input Frequency, crystal input
Input Frequency, clock input
Output Frequency, VDD = 5.0 V 5%
F
F
7.5
7.5
15
15
15
15
MHz
MHz
MHz
MHz
MHz
MHz
ns
IN
0.5
4
IN
F
0° C to +70°C
OUT
-40° C to +85° C
0° C to +70°C
4
Output Frequency, VDD = 3.3 V 5%
F
4
OUT
-40° C to +85° C
0.8 to 2.0 V, Note 1
2.0 to 8.0 V, Note 1
1.5 V, up to 25 MHz
4
Output Clock Rise Time
Output Clock Fall Time
Output Clock Duty Cycle
PLL Bandwidth
t
1
1
OR
t
ns
OF
OD
t
45
10
49-51
55
%
kHz
ns
Output Enable Time, OE high to
output on
50
50
Output Disable Time, OE low to
tri-state
ns
ps
ps
Absolute Clock Period Jitter
t
t
Deviation from
mean, Note 1
+70
25
ja
One Sigma Clock Period Jitter
Note 1
js
Note 1: Measured with 15 pF load.
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
5
ICS501B
REV F 051310
ICS501B
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Narrow Body)
Package dimensions are kept current with JEDEC Publication No. 95
Millimeters
Inches
8
Symbol
Min
Max
1.75
0.25
0.51
0.25
5.00
4.00
Min
Max
A
A1
B
C
D
E
e
1.35
0.10
0.33
0.19
4.80
3.80
1.27 BASIC
5.80 6.20
0.25
0.40
0°
.0532
.0040
.013
.0075
.1890
.1497
.0688
.0098
.020
.0098
.1968
.1574
E
H
INDEX
AREA
0.050 BASIC
1
2
H
h
L
.2284
.010
.016
0°
.2440
.020
.050
8°
D
0.50
1.27
8°
α
A
h x 45
A1
C
- C -
e
SEATING
PLANE
B
L
.10 (.004)
C
Ordering Information
Part / Order Number
501BMLF
Marking
501BML
501BML
501BMIL
501BMIL
-
Shipping Packaging
Tubes
Package
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
Temperature
0 to +70° C
0 to +70° C
-40 to +85° C
-40 to +85° C
0 to +70° C
0 to +70° C
501BMLFT
501BMILF
Tape and Reel
Tubes
501BMILFT
501-DWF
501-DPK
Tape and Reel
Die on uncut, probed wafers
Tested die in waffle pack
-
“LF” denotes Pb (lead) free package.
While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT)
assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result
from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial
applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary
environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any
circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or
critical medical instruments.
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
6
ICS501B
REV F 051310
ICS501B
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
Innovate with IDT and accelerate your future networks. Contact:
www.IDT.com
For Sales
800-345-7015
For Tech Support
www.idt.com/go/clockhelp
408-284-8200
Fax: 408-284-2775
Corporate Headquarters
Integrated Device Technology, Inc.
www.idt.com
© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device
Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered
trademarks used to identify products or services of their respective owners.
Printed in USA
相关型号：
©2020 ICPDF网 联系我们和版权申明