74AUCH16245PAI [IDT]

TSSOP-48, Tube;
74AUCH16245PAI
型号: 74AUCH16245PAI
厂家: INTEGRATED DEVICE TECHNOLOGY    INTEGRATED DEVICE TECHNOLOGY
描述:

TSSOP-48, Tube

文件: 总8页 (文件大小:122K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
1.8V CMOS 16-BIT BUS  
TRANSCEIVER WITH  
3-STATE OUTPUTS AND  
BUS-HOLD  
IDT74AUCH16245  
DESCRIPTION:  
FEATURES:  
This16-bitbustransceiverisbuiltusingadvancedCMOStechnology. The  
AUCH16245is designedspecificallyforasynchronous communications be-  
tweendatabuses. Thecontrolfunctionimplementationminimizesexternaltiming  
requirements.  
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using  
machine model (C = 200pF, R = 0)  
• 1.8VOptimized  
• 0.8V to 2.7V Operating Range  
Thisdevicecanbeusedasone16-bittransceiverortwo8-bittransceivers.  
ItallowsdatatransmissionfromAbustoBbusorfromBbustoAbus,depending  
onthelogiclevelatthedirection-control(DIR)input. Theoutput-enable(OE)  
inputcanbeusedtodisablethedevicesothatthebusesareeffectivelyisolated.  
Thisdeviceisfullyspecifiedforpartialpower-downapplicationsusingIOFF.  
TheIOFFcircuitrydisablestheoutputs,preventingdamagingcurrentbackflow  
through the device when it is powered down.  
The AUCH16245 is designed with a ±9mA output driver. This driver is  
capableofdrivingamoderateloadwhilemaintainingspeedperformance.  
To ensure the high-impedance state during power up or power down, OE  
shouldbetiedtoVDD throughapull-upresistor;theminimumvalueoftheresistor  
isdeterminedbythecurrent-sinkingcapabilityofthedriver.  
Inputs/outputs tolerant up to 3.6V  
• Output drivers: ±9mA @ VDD = 2.3V  
• Supports hot insertion  
Available in TSSOP, TVSOP, and VFBGA packages  
APPLICATIONS:  
High performance, low voltage communications systems  
High performance, low voltage computing systems  
The AUCH16245 data I/Os have bus-hold, which retains the last value  
whenevertheI/Ogoestoahighimpedance. Thispreventsfloatinginputsand  
eliminatestheneedforpull-up/pull-downresistors. Controlinputsdonothave  
bus-holdandshouldnotbeallowedtofloat.  
FUNCTIONALBLOCKDIAGRAM  
1
24  
1DIR  
2DIR  
48  
25  
1OE  
1B1  
2OE  
47  
36  
1A1  
2A1  
2
13  
2B1  
TO SEVEN OTHER CHANNELS  
TO SEVEN OTHER CHANNELS  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
INDUSTRIAL TEMPERATURE RANGE  
OCTOBER 2002  
1
© 2002 Integrated Device Technology, Inc.  
DSC-5966/12  
IDT74AUCH16245  
1.8VCMOS16-BITBUSTRANSCEIVERWITH3-STATEOUTPUTSANDBUS-HOLD  
INDUSTRIALTEMPERATURERANGE  
PINOUTCONFIGURATION  
1OE  
NC  
1A2  
1A1  
1A4  
1A3  
1A6  
1A5  
1A8  
1A7  
2A1  
2A2  
2A3  
2A4  
2A5  
2A6  
2A7  
2A8  
2OE  
NC  
6
5
NC  
NC  
GND  
GND  
VDD  
VDD  
GND  
GND  
GND  
GND  
VDD  
VDD  
GND  
GND  
NC  
NC  
4
3
NC  
1B1  
1B3  
1B5  
1B7  
2B2  
2B4  
2B6  
2B8  
NC  
2
1
1DIR  
A
1B2  
B
1B4  
C
1B6  
D
1B8  
E
2B1  
F
2B3  
G
2B5  
H
2B7  
J
2DIR  
K
VFBGA  
NOTE:  
NC = No Internal Connection  
56 BALL VFBGA PACKAGE LAYOUT  
A
B
C
D
E
F
G
H
J
K
6
5
4
3
2
1
TOP VIEW  
2
IDT74AUCH16245  
INDUSTRIALTEMPERATURERANGE  
1.8VCMOS16-BITBUSTRANSCEIVERWITH3-STATEOUTPUTSANDBUS-HOLD  
ABSOLUTEMAXIMUMRATINGS(1)  
PINCONFIGURATION  
Symbol  
Description  
Max  
Unit  
VTERM  
Terminal Voltage with Respect to GND  
(all input and VDD terminals)  
Terminal Voltage with Respect to GND  
(any I/O or Output terminals in high-  
impedance or power-off state)  
Terminal Voltage with Respect to GND  
(any I/O or Output terminals in high or  
low state)  
–0.5 to +3.6  
V
1DIR  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
1OE  
1A1  
VTERM  
VTERM  
–0.5 to +3.6  
–0.5 to +3.6  
V
V
2
1B1  
1B2  
3
1A2  
GND  
1B3  
4
GND  
1A3  
5
TSTG  
IOUT  
IIK  
Storage Temperature  
–65 to +150  
±20  
°C  
mA  
mA  
1B4  
6
1A4  
Continuous DC Output Current  
Continuous Clamp Current  
VI > VDD  
VI < 0  
+50  
VDD  
1B5  
7
VDD  
1A5  
–50  
8
IOK  
IDD  
Continuous Clamp Current, VO < 0  
Continuous Current through  
each VDD or GND  
–50  
mA  
mA  
9
±100  
1B6  
1A6  
ISS  
GND  
1B7  
10  
11  
12  
13  
14  
GND  
1A7  
NOTE:  
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause  
permanent damage to the device. This is a stress rating only and functional operation  
of the device at these or any other conditions above those indicated in the operational  
sections of this specification is not implied. Exposure to absolute maximum rating  
conditions for extended periods may affect reliability.  
38  
37  
36  
35  
34  
33  
1B8  
1A8  
2B1  
2A1  
2B2  
2A2  
CAPACITANCE (TA = +25°C, f = 1.0MHz, VDD = 2.5V)  
GND  
2B3  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
GND  
2A3  
Symbol  
Parameter  
Conditions Typ. Max. Unit  
CIN  
Input Capacitance(1)  
I/O Port Capacitance(2)  
VIN = 0V  
VIN = 0V  
3
8
pF  
pF  
CI/O  
2B4  
2A4  
32  
31  
30  
29  
28  
27  
26  
25  
NOTES:  
1. Applies to the Control Inputs.  
2. Applies to ports A and B.  
VDD  
2B5  
VDD  
2A5  
PINDESCRIPTION  
2B6  
2A6  
Pin Names  
xOE  
Description  
GND  
2B7  
GND  
2A7  
3-StateOutputEnableInputs(ActiveLow)  
xDIR  
DirectionControlInputs  
xAx  
ASideInputsor3-StateOutputs(1)  
BSideInputsor3-StateOutputs(1)  
2B8  
2A8  
xBx  
2DIR  
2OE  
NOTE:  
1. These pins have "bus-hold". All other pins are standard outputs, inputs, or I/Os.  
TSSOP/ TVSOP  
TOP VIEW  
(1)  
FUNCTION TABLE (EACH 8-BIT SECTION)  
Inputs  
xOE  
L
xDIR  
Outputs  
Bus B Data to Bus A  
Bus A Data to Bus B  
Z
L
H
X
L
H
NOTE:  
1. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-Impedance  
3
IDT74AUCH16245  
1.8VCMOS16-BITBUSTRANSCEIVERWITH3-STATEOUTPUTSANDBUS-HOLD  
INDUSTRIALTEMPERATURERANGE  
RECOMMENDEDOPERATINGCHARACTERISTICS(1)  
Symbol  
Parameter  
Test Conditions  
Min.  
Max.  
Unit  
VDD  
SupplyVoltage  
0.8  
2.7  
V
VDD = 0.8V  
VDD  
VDD = 1.1V to 1.3V  
VDD = 1.4V to 1.6V  
VDD = 1.65V to 1.95V  
VDD = 2.3V to 2.7V  
VDD = 0.8V  
0.65 x VDD  
VIH  
VIL  
Input HIGH Voltage Level  
InputLOWVoltageLevel  
0.65 x VDD  
V
V
0.65 x VDD  
1.7  
0
0
VDD = 1.1V to 1.3V  
VDD = 1.4V to 1.6V  
VDD = 1.65V to 1.95V  
VDD = 2.3V to 2.7V  
0.35 x VDD  
0.35 x VDD  
0.35 x VDD  
0.7  
2.7  
VDD  
2.7  
–0.7  
–3  
–5  
–8  
–9  
0.7  
3
VI  
InputVoltage  
V
V
VO  
OutputVoltage  
ActiveState  
3-State  
0
0
VDD = 0.8V  
VDD = 1.1V  
VDD = 1.4V  
VDD = 1.65V  
VDD = 2.3V  
VDD = 0.8V  
VDD = 1.1V  
VDD = 1.4V  
VDD = 1.65V  
VDD = 2.3V  
–40  
IOH  
HIGH Level Output Current  
LOWLevelOutputCurrent  
mA  
mA  
IOL  
5
8
9
t/v  
InputTransitionRiseorFallTime  
OperatingFree-AirTemperature  
5
ns/V  
°C  
TA  
+85  
NOTE:  
1. All unused inputs of the device must be held at VDD or GND to ensure proper operation.  
DCELECTRICALCHARACTERISTICSOVEROPERATINGRANGE(1)  
FollowingConditionsApplyUnlessOtherwiseSpecified:  
Operating Conditions: TA = –40°C to +85°C  
Symbol  
IIH  
Parameter  
Test Conditions  
Min.  
Typ.  
Max.  
±10  
±5  
Unit  
Input HIGH or LOW Current DataInputs  
ControlInputs  
VDD = 2.7V, VI = VDD or GND  
µA  
IIL  
IOFF  
IOZH(2)  
IOZL(2)  
IDDL  
Input/OutputPowerOffLeakage  
HighImpedanceOutputCurrent  
(3-StateOutputPins)  
VDD = 0V, VIN or VO 2.7V  
±10  
±10  
±10  
20  
µA  
µA  
VDD = 2.7V  
VO = VDD  
VO = GND  
Quiescent Power Supply Current  
VDD = 0.8V to 2.7V  
VIN = GND or VDD  
µA  
IDDH  
IDDZ  
NOTES:  
1. All unused inputs of the device must be held at VDD or GND to ensure proper operation.  
2. For the I/O ports, the parameters IOZH and IOZL include the input leakage current.  
4
IDT74AUCH16245  
INDUSTRIALTEMPERATURERANGE  
1.8VCMOS16-BITBUSTRANSCEIVERWITH3-STATEOUTPUTSANDBUS-HOLD  
BUS-HOLDCHARACTERISTICS  
Symbol  
Parameter(1)  
Test Conditions  
Min.  
–10  
10  
Typ.  
Max.  
Unit  
VDD = 1.1V  
VDD = 1.4V  
VDD = 1.65V  
VDD = 2.3V  
VI = 0.8V  
VI = 0.35V  
VI = 0.9V  
VI = 0.47V  
VI = 1.07V  
VI = 0.57V  
VI = 1.7V  
VI = 0.7V  
IBHH  
IBHL  
Bus-HoldInputSustainCurrent  
–15  
15  
–20  
20  
µA  
–40  
40  
VDD = 1.3V  
VDD = 1.6V  
VDD = 1.95V  
VDD = 2.7V  
±125  
±175  
±250  
±400  
IBHHO  
IBHLO  
Bus-Hold Input Overdrive Current  
VI = 0 to VDD  
µA  
NOTE:  
1. Pins with Bus-hold are identified in the pin description.  
OUTPUTDRIVECHARACTERISTICS  
Symbol  
Parameter  
Test Conditions(1)  
VDD = 0.8V - 2.7V IOH = –100µA  
Min.  
VDD - 0.1  
Typ.  
Max.  
Unit  
VOH  
Output HIGH Voltage  
VDD = 0.8V  
IOH = –0.7mA  
IOH = –3mA  
IOH = –5mA  
IOH = –8mA  
IOH = –9mA  
IOH = 100µA  
IOL = 0.7mA  
IOL = 3mA  
0.55  
VDD = 1.1V(2)  
VDD = 1.4V(3)  
VDD = 1.65V(4)  
VDD = 2.3V(5)  
VDD = 0.8V - 2.7V  
VDD = 0.8V  
0.8  
1
V
1.2  
1.8  
VOL  
Output LOWVoltage  
0.2  
0.25  
VDD = 1.1V(2)  
VDD = 1.4V(3)  
VDD = 1.65V(4)  
VDD = 2.3V(5)  
0.3  
0.4  
0.45  
0.6  
V
IOL = 5mA  
IOL = 8mA  
IOH = 9mA  
NOTES:  
1. VIL and VIH must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS table for the appropriate VDD range. TA = -40°C to +85°C.  
2. Demonstrates operation for nominal VDD = 1.2V.  
3. Demonstrates operation for nominal VDD = 1.5V.  
4. Demonstrates operation for nominal VDD = 1.8V.  
5. Demonstrates operation for nominal VDD = 2.5V.  
5
IDT74AUCH16245  
1.8VCMOS16-BITBUSTRANSCEIVERWITH3-STATEOUTPUTSANDBUS-HOLD  
INDUSTRIALTEMPERATURERANGE  
OPERATING CHARACTERISTICS, TA = 25°C  
Symbol Parameter  
Test Conditions VDD = 0.8V  
VDD = 1.2V  
VDD = 1.5V  
VDD = 1.8V  
VDD = 2.5V Unit  
CPD  
PowerDissipationCapacitance  
CL = 0pF  
22  
23  
24  
25  
29  
pF  
OutputsEnabled  
f = 10MHz  
CPD  
PowerDissipationCapacitance  
OutputsDisabled  
1
1
1
1
1
pF  
SWITCHINGCHARACTERISTICS(1)  
VDD = 0.8V VDD = 1.2V±0.1V VDD = 1.5V±0.1V  
VDD = 1.8V±0.15V  
VDD = 2.5V±0.2V  
Symbol  
tPLH  
Parameter  
Typ.  
Min.  
Max.  
Min.  
Max.  
Min.  
Typ.  
Max.  
Min.  
Max.  
Unit  
PropagationDelay  
5.6  
0.5  
3.1  
0.5  
2
0.5  
1.5  
2
0.4  
1.9  
ns  
tPHL  
xAx to xBx or xBx to xAx  
tPZH  
tPZL  
OutputEnableTime  
xOE to xAx or xBx  
OutputDisableTime  
xOE to xAx or xBx  
10  
0.7  
0.8  
4.6  
6.8  
0.7  
0.8  
3.1  
5
0.7  
0.8  
2.1  
3.4  
3.1  
4.8  
0.7  
0.5  
2.6  
2.9  
ns  
ns  
tPHZ  
tPLZ  
12.8  
NOTE:  
1. See TEST CIRCUITS AND WAVEFORMS. TA = -40°C to +85°C.  
6
IDT74AUCH16245  
INDUSTRIALTEMPERATURERANGE  
1.8VCMOS16-BITBUSTRANSCEIVERWITH3-STATEOUTPUTSANDBUS-HOLD  
TESTCIRCUITSANDWAVEFORMS  
TESTCONDITIONS(1)  
Symbol  
VLOAD  
VT  
VDD = 0.8V  
2xVDD  
VDD/2  
100  
VDD = 1.2V±0.1V  
VDD = 1.5V±0.1V  
VDD = 1.8V±0.15V  
VDD = 2.5V±0.2V  
Unit  
V
2xVDD  
VDD/2  
100  
100  
2
2xVDD  
VDD/2  
100  
100  
2
2xVDD  
VDD/2  
150  
150  
1
2xVDD  
VDD/2  
150  
V
VLZ  
mV  
mV  
KΩ  
pF  
VHZ  
100  
150  
RL  
2
0.5  
CL  
15  
15  
15  
30  
30  
VDD  
VT  
0V  
VLOAD  
Open  
GND  
VDD  
SAME PHASE  
INPUT TRANSITION  
tPHL  
tPHL  
tPLH  
tPLH  
VOH  
VT  
VOL  
RL  
OUTPUT  
VIN  
VOUT  
(1)  
Pulse  
D.U.T.  
RT  
Generator  
VDD  
VT  
0V  
OPPOSITE PHASE  
INPUT TRANSITION  
RL  
CL  
Propagation Delay  
Test Circuits for All Outputs  
DEFINITIONS:  
CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.  
NOTE:  
DISABLE  
ENABLE  
VDD  
VT  
0V  
CONTROL  
INPUT  
tPZL  
tPLZ  
1. Pulse Generator for All Pulses: Rate 10MHz; Slew Rate 1V/ns.  
VLOAD/2  
VT  
VLOAD/2  
OUTPUT  
NORMALLY  
LOW  
SWITCHPOSITION  
SWITCH  
CLOSED  
VOL + VLZ  
VOL  
Test  
Switch  
VLOAD  
GND  
tPHZ  
tPZH  
OUTPUT  
NORMALLY  
HIGH  
Open Drain  
Disable Low  
Enable Low  
VOH  
VOH - VHZ  
SWITCH  
OPEN  
VT  
0V  
0V  
Disable High  
Enable High  
NOTE:  
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.  
All Other Tests  
Open  
Enable and Disable Times  
7
IDT74AUCH16245  
1.8VCMOS16-BITBUSTRANSCEIVERWITH3-STATEOUTPUTSANDBUS-HOLD  
INDUSTRIALTEMPERATURERANGE  
ORDERINGINFORMATION  
XX  
XX  
IDT  
XX  
AUC  
X
XX  
XXX  
Package  
Grade  
Device Type  
Temp. Range  
Bus-Hold  
Family  
Industrial Temperature Range  
I
BV  
PA  
PF  
Very Fine Pitch Ball Grid Array  
Thin Shrink Small Outline Package  
Thin Very Small Outline Package  
16-Bit Bus Transceiver with 3-State Outputs  
245  
16  
H
Double-Density  
Bus-Hold  
74  
– 40°C to +85°C  
CORPORATE HEADQUARTERS  
6024 Silver Creek Valley Road  
San Jose, CA 95138  
for SALES:  
800-345-7015 or 408-284-8200  
fax: 408-284-2775  
for Tech Support:  
logichelp@idt.com  
www.idt.com  
8

相关型号:

74AUCH16245PFI8

TVSOP-48, Reel
IDT

74AUCH16374DGGRE4

AUC SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, TSSOP-48
TI

74AUCH16374DGVRG4

AUC SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, TVSOP-48
TI

74AUP1G00

Low-power 2-input NAND gate
NXP

74AUP1G00

SINGLE 2 INPUT POSITIVE NAND GATE
DIODES

74AUP1G00FW4-7

SINGLE 2 INPUT POSITIVE NAND GATE
DIODES

74AUP1G00FZ4-7

SINGLE 2 INPUT POSITIVE NAND GATE
DIODES

74AUP1G00GF

Low-power 2-input NAND gate
NXP

74AUP1G00GF,132

74AUP1G00 - Low-power 2-input NAND gate SON 6-Pin
NXP

74AUP1G00GM

Low-power 2-input NAND gate
NXP

74AUP1G00GM

Low-power 2-input NAND gateProduction
NEXPERIA

74AUP1G00GN

AUP/ULP/V SERIES, 2-INPUT NAND GATE, PDSO6, 0.90 X 1 MM, 0.35 MM HEIGHT, SOT-1115, SON-6
NXP