ICS97ULP877YHLF-T [IDT]
PLL Based Clock Driver, 97ULP Series, 10 True Output(s), 0 Inverted Output(s), PBGA52, LEAD FREE, PLASTIC, MO-205, MO-225, FBGA-52;
| 型号： | ICS97ULP877YHLF-T |
| 厂家： | 
INTEGRATED DEVICE TECHNOLOGY |
| 描述： | PLL Based Clock Driver, 97ULP Series, 10 True Output(s), 0 Inverted Output(s), PBGA52, LEAD FREE, PLASTIC, MO-205, MO-225, FBGA-52 驱动 逻辑集成电路 |
| 文件： | 总13页 (文件大小：154K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
ICS97ULP877B
Integrated
Circuit
Systems,Inc.
1.8V Low-Power Wide-Range Frequency Clock Driver
RecommendedApplication:
Pin Configuration
•
•
DDR2 Memory Modules / Zero Delay Board Fan Out
Provides complete DDR DIMM logic solution with
ICSSSTU32864/SSTUF32864/SSTUF32866
1
2
3
4
5
6
A
B
C
D
E
F
ProductDescription/Features:
•
•
•
•
•
Low skew, low jitter PLL clock driver
1 to 10 differential clock distribution (SSTL_18)
Feedback pins for input to output synchronization
Spread Spectrum tolerant inputs
G
H
J
Auto PD when input signal is at a certain logic state
K
SwitchingCharacteristics:
52-Ball BGA
•
•
•
•
Period jitter:40ps
Half-period jitter: 60ps
CYCLE - CYCLE jitter 40ps
OUTPUT - OUTPUT skew: 40ps
Top View
1
2
3
4
5
6
A
B
C
D
E
F
G
H
J
CLKT1
CLKC1
CLKC2
CLKT2
CLK_INT
CLK_INC
AGND
AVDD
CLKT3
CLKC3
CLKT0
GND
CLKC0
GND
NB
CLKC5
GND
NB
CLKT5
GND
GND
OS
CLKT6
CLKC6
CLKC7
CLKT7
GND
VDDQ
VDDQ
VDDQ
VDDQ
GND
VDDQ
NB
NB
VDDQ
NB
VDDQ
NB
NB
VDDQ
NB
VDDQ
OE
VDDQ
GND
GND
CLKC9
FB_INT
FB_INC
FB_OUTC
FB_OUTT
CLKT8
GND
GND
CLKT4
GND
CLKT9
K
CLKC4
CLKC8
Block Diagram
CLKT0
CLKC0
LD* or OE
OE
Powerdown
Control and
Test Logic
CLKT1
CLKC1
LD*, OS or OE
OS
40
31
AVDD
CLKT2
CLKC2
30
1
VDDQ
CLKC7
CLKT7
VDDQ
FB_INT
FB_INC
FB_OUTC
FB_OUTT
VDDQ
OE
PLL bypass
LD*
CLKC2
CLKT2
CLK_INT
CLK_INC
VDDQ
CLKT3
CLKC3
CLKT4
CLKC4
ICS97ULP877B
CLKT5
CLKC5
AGND
AVDD
VDDQ
CLK_INT
CLKT6
CLKC6
CLK_INC
10K-100k
GND 10
21
OS
CLKT7
CLKC7
PLL
GND
11
20
CLKT8
CLKC8
FB_INT
FB_INC
CLKT9
CLKC9
* The Logic Detect (LD) powers down the device when a
logic low is applied to both CLK_INT and CLK_INC.
40-Pin MLF
FB_OUTT
FB_OUTC
0981B—03/15/05
ICS97ULP877B
Pin Descriptions
Terminal
Name
Electrical
Characteristics
Description
AGND
AVDD
Analog Ground
Analog power
Ground
1.8 V nominal
CLK_INT
CLK_INC
FB_INT
Clock input with a (10K-100K Ohm) pulldown resistor
Complentary clock input with a (10K-100K Ohm) pulldown resistor
Feedback clock input
Differential input
Differential input
Differential input
FB_INC
FB_OUTT
FB_OUTC
OE
Complementary feedback clock input
Feedback clock output
Differential input
Differential output
Differential output
LVCMOS input
LVCMOS input
Ground
Complementary feedback clock output
Output Enable (Asynchronous)
OS
Output Select (tied to GND or VDDQ
)
GND
Ground
VDDQ
Logic and output power
Clock outputs
1.8V nominal
CLKT[0:9]
CLKC[0:9]
NB
Differential outputs
Differential outputs
Complementary clock outputs
No ball
The PLL clock buffer, ICS97ULP877B, is designed for a VDDQ of 1.8 V, a AVDD of 1.8 V and differential data input and
output levels. Package options include a plastic 52-ball VFBGA and a 40-pin MLF.
ICS97ULP877B is a zero delay buffer that distributes a differential clock input pair (CLK_INT, CLK_INC) to ten
differential pair of clock outputs (CLKT[0:9], CLKC[0:9]) and one differential pair feedback clock outputs (FB_OUTT,
FBOUTC).The clock outputs are controlled by the input clocks (CLK_INT, CLK_INC), the feedback clocks (FB_INT,
FB_INC), theLVCMOSprogrampins(OE, OS)andtheAnalogPowerinput(AVDD).WhenOEislow, theoutputs(except
FB_OUTT/FB_OUTC) are disabled while the internal PLL continues to maintain its locked-in frequency. OS (Output
Select) is a program pinthat mustbetiedto GND orVDDQ.WhenOSishigh, OEwillfunctionasdescribedabove.When
OS is low, OE has no effect on CLKT7/CLKC7 (they are free running in addition to FB_OUTT/FB_OUTC).When AVDD
is grounded, the PLL is turned off and bypassed for test purposes.
When both clock signals (CLK_INT, CLK_INC) are logic low, the device will enter a low power mode. An input logic
detection circuit on the differential inputs, independent from the input buffers, will detect the logic low level and perform
alowpowerstatewherealloutputs, thefeedbackandthePLLareOFF.Whentheinputstransitionfrombothbeinglogic
low to being differential signals, the PLL will be turned back on, the inputs and outputs will be enabled and the PLL
willobtainphaselockbetweenthefeedbackclockpair(FB_INT, FB_INC)andtheinputclockpair(CLK_INT, CLK_INC)
within the specified stabilization time tSTAB
.
The PLL in ICS97ULP877B clock driver uses the input clocks (CLK_INT, CLK_INC) and the feedback clocks (FB_INT,
FB_INC) to provide high-performance, low-skew, low-jitter output differential clocks (CLKT[0:9], CLKC[0:9]).
ICS97ULP877B is also able to track Spread Spectrum Clocking (SSC) for reduced EMI.
ICS97ULP877B is characterized for operation from 0°C to 70°C.
0981B—03/15/05
2
ICS97ULP877B
Function Table
Inputs
OE OS CLK_INT
Outputs
FB_OUTT
PLL
AVDD
GND
GND
GND
CLK_INT
CLKT
L
CLKC
H
FB_OUTC
H
H
L
X
X
H
L
H
L
H
L
L
H
L
H
L
Bypassed/Off
Bypassed/Off
Bypassed/Off
H
L
H
*L(Z)
*L(Z)
H
*L(Z),
CLKT7
active
*L(Z),
CLKC7
active
L
Bypassed/Off
GND
L
L
L
L
H
L
H
L
L
H
L
H
1.8V(nom)
1.8V(nom)
*L(Z)
*L(Z)
L
H
L
On
On
*L(Z),
CLKT7
active
*L(Z),
CLKC7
active
H
H
1.8V(nom)
1.8V(nom)
1.8V(nom)
1.8V(nom)
H
H
X
X
X
X
X
X
L
H
L
H
L
L
H
H
L
L
H
H
L
On
On
Off
L
*L(Z)
*L(Z)
*L(Z)
*L(Z)
H
H
Reserved
*L(Z) means the outputs are disabled to a low stated meeting the IODL limit.
0981B—03/15/05
3
ICS97ULP877B
Absolute Maximum Ratings
Supply Voltage (VDDQ & AVDD) . . . . . . . . . -0.5V to 2.5V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.5V to VDDQ + 0.5V
Ambient OperatingTemperature . . . . . . . . . . 0°C to +70°C
StorageTemperature . . . . . . . . . . . . . . . . . . . -65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These
ratingsarestressspecificationsonlyandfunctionaloperationofthedeviceattheseoranyotherconditionsabovethose
listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect product reliability.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70°C; Supply Voltage AVDDQ, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated)
PARAMETER
Input High Current
(CLK_INT, CLK_INC)
Input Low Current (OE,
OS, FB_INT, FB_INC)
Output Disabled Low
Current
SYMBOL
CONDITIONS
MIN
TYP
MAX
250
UNITS
µA
IIH
VI = VDDQ or GND
IIL
VI = VDDQ or GND
10
µA
µA
IODL
OE = L, VODL = 100mV
100
Operating Supply
Current
IDD1.8 CL = 0pf @ 270MHz
200
500
-1.2
mA
µA
V
IDDLD
VIK
CL = 0pf
Input Clamp Voltage
High-level output
voltage
VDDQ = 1.7V Iin = -18mA
I
I
I
I
OH = -100 A
OH = -9 mA
OL=100 A
OL=9 mA
VDDQ - 0.2
1.1
V
VOH
VOL
1.45
0.25
V
0.10
0.6
3
V
Low-level output voltage
V
Input Capacitance1
Output Capacitance1
CIN
VI = GND or VDDQ
2
2
pF
pF
COUT
VOUT = GND or VDDQ
3
1Guaranteed by design, not 100% tested in production.
0981B—03/15/05
4
ICS97ULP877B
Recommended Operating Condition
(see note1)
TA = 0 - 70°C; Supply Voltage AVDD, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated)
PARAMETER
Supply Voltage
SYMBOL
CONDITIONS
MIN
1.7
TYP
1.8
MAX
1.9
UNITS
V
VDDQ, AVDD
CLK_INT, CLK_INC, FB_INC,
FB_INT
OE, OS
CLK_INT, CLK_INC, FB_INC,
FB_INT
OE, OS
0.35 x VDDQ
0.35 x VDDQ
V
V
V
V
V
Low level input voltage
High level input voltage
VIL
0.65 x VDDQ
0.65 x VDDQ
-0.3
VIH
VIN
DC input signal voltage
(note 2)
VDDQ + 0.3
DC - CLK_INT, CLK_INC,
FB_INC, FB_INT
AC - CLK_INT, CLK_INC,
FB_INC, FB_INT
0.3
0.6
V
V
DDQ + 0.4
DDQ + 0.4
V
V
V
V
Differential input signal
voltage (note 3)
VID
Output differential cross-
voltage (note 4)
Input differential cross-
voltage (note 4)
VOX
VIX
VDDQ/2 - 0.10
VDDQ/2 + 0.10
VDDQ/2 - 0.15 VDD/2 VDDQ2 + 0.15
High level output current
IOH
IOL
-9
9
mA
mA
Low level output current
Operating free-air
temperature
TA
0
70
°C
Notes:
1. Unused inputs must be held high or low to prevent them from floating.
2. DC input signal voltage specifies the allowable DC execution of differential input.
3. Differential inputs signal voltages specifies the differential voltage [VTR-VCP]
required for switching, where VTR is the true input level and VCP is the
complementary input level.
4. Differential cross-point voltage is expected to track variations of VDDQ and is the
voltage at which the differential signal must be crossing.
0981B—03/15/05
5
ICS97ULP877B
Timing Requirements
TA = 0 - 70°C Supply Voltage AVDD, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated)
CONDITIONS
PARAMETER
SYMBOL
freqop
MIN
95
MAX UNITS
Max clock frequency
370
350
60
MHz
MHz
%
1.8V+0.1V @ 25°C
Application Frequency
Range
freqApp
dtin
1.8V+0.1V @ 25°C
160
40
Input clock duty cycle
CLK stabilization
TSTAB
15
µs
Switching Characteristics1
TA = 0 - 70°C Supply Voltage AVDD, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated)
PARAMETER
Output enable time
Output disable time
Period jitter
SYMBOL
ten
CONDITION
OE to any output
OE to any output
MIN
TYP
4.73
5.82
MAX UNITS
8
8
ns
tdis
ns
ps
tjit (per)
tjit(hper)
-30
-60
1
0.5
1.5
0
30
60
4
Half-period jitter
ps
Input Clock
Output Enable (OE), (OS)
2.5
2.5
v/ns
v/ns
v/ns
ps
Input slew rate
SLr1(i)
Output clock slew rate
Cycle-to-cycle period jitter
3
SLr1(o)
tjit(cc+)
40
-40
20
50
40
33
tjit(cc-)
0
ps
Dynamic Phase Offset
Static Phase Offset
Output to Output Skew
SSC modulation frequency
SSC clock input frequency
deviation
t( )dyn
-20
-50
ps
ps
2
0
tSPO
tskew
ps
kHz
30.00
0.00
-0.50
%
PLL Loop bandwidth (-3 dB
from unity gain)
2.0
MHz
Notes:
1. Switching characteristics guaranteed for application frequency range.
2. Static phase offset shifted by design.
0981B—03/15/05
6
ICS97ULP877B
Parameter Measurement Information
V
DD
V
(CLKC)
V
(CLKC)
ICS97ULP877B
GND
Figure 1. IBIS Model Output Load
VDD/2
C = 10 pF
ICS97ULP877B
- GND
SCOPE
R = 10Ω Z = 50Ω
Z = 60Ω
Z = 2.97"
R = 1MΩ
C = 1 pF
Z = 120Ω
R = 10Ω
V
(TT)
Z = 50Ω
Z = 60Ω
Z = 2.97"
R = 1MΩ
C = 1 pF
V
(TT)
C = 10 pF
Note: VTT = GND
GND
-VDD/2
Figure 2. Output Load Test Circuit
YX, FB_OUTC
YX, FB_OUTT
t
t
c(n+1)
c(n)
t
= t
t
jit(cc) c(n) c(n+1)
Figure 3. Cycle-to-Cycle Jitter
0981B—03/15/05
7
ICS97ULP877B
Parameter Measurement Information
CLK_INC
CLK_INT
FB_INC
FB_INT
t
t
( ) n
( ) n+1
n = N
1
t
( ) n
t
=
( )
N
(N is a large number of samples)
Figure 4. Static Phase Offset
YX
#
YX
YX, FB_OUTC
YX, FB_OUTT
t(skew)
Figure 5. Output Skew
YX, FB_OUTC
YX, FB_OUTT
tC(n)
YX, FB_OUTC
YX, FB_OUTT
1
fO
1
fO
t(jit_per) tc(n)
=
-
Figure 6. Period Jitter
0981B—03/15/05
8
ICS97ULP877B
Parameter Measurement Information
YX, FB_OUTC
YX, FB_OUTT
t
t
jit(hper_n+1)
jit(hper_n)
1
f
o
tjit(hper) = tjit(hper_n)
1
2xfO
-
Figure 7. Half-Period Jitter
80%
80%
V , V
ID OD
20%
20%
Clock Inputs
and Outputs
t
t
slf
slr
Figure 8. Input and Output Slew Rates
0981B—03/15/05
9
ICS97ULP877B
CK
CK
FBIN
FBIN
t(
t(
)
)
SSC OFF
SSC ON
SSC OFF
SSC ON
t(
t(
t(
t(
)dyn
)dyn
)dyn
)dyn
Figure 9. Dynamic Phase Offset
50% VDDQ
OE
t
Y
en
50% VDDQ
Y
Y/ Y
OE
50% VDDQ
t
dis
Y
Y
50 % VDDQ
Figure 10. Time delay between OE and Clock Output (Y,Y)
0981B—03/15/05
10
ICS97ULP877B
Figure 11. AVDD Filtering
- Place the 2200pF capacitor close to the PLL.
- Use a wide trace for the PLL analog power & ground. Connect PLL & caps to AGND trace & connect trace to one
GND via (farthest from PLL).
- Recommended bead: Fair-Rite P/N 2506036017Y0 or equivalent (0.8 Ohm DC max, 600 Ohms @ 100 MHz).
0981B—03/15/05
11
ICS97ULP877B
C
Seating
Plane
Numeric Designations
for Horizontal Grid
A1
b
REF
T
3 2 1
4
A
B
C
D
Alpha Designations
for Vertical Grid
(Letters I, O, Q & S
not used)
D
d TYP
D1
- e - TYP
TOP VIEW
E
c
TYP
- e -
h
TYP
REF
E1
0.12
C
ALL DIMENSIONS IN MILLIMETERS
----- BALL GRID -----
Max.
REF. DIMENSIONS
D
E
T
e
HORIZ
VERT
TOTAL
d
h
D1
5.85 Bsc
E1
3.25 Bsc
b
c
Min/Max
0.86/1.00
Min/Max
0.35/0.45
Min/Max
0.15/0.21
7.00 Bsc
4.50 Bsc
0.65 Bsc
6
10
60
0.575
0.625
**
Note: Ball grid total indicates maximum ball count for package. Lesser quantity may be used.
* Source Ref.: JEDEC Publication 95,
10-0055
MO-205*, MO-225**
Ordering Information
ICS97ULP877yHLF-T
Example:
ICS XXXX y H LF- T
Designation for tape and reel packaging
Annealed Lead Free (Optional)
Package Type
H = BGA
Revision Designator (will not correlate with datasheet revision)
Device Type
Prefix
ICS = Standard Device
0981B—03/15/05
12
ICS97ULP877B
(Ref.)
ND & NE
Even
Seating Plane
(ND-1)x e
(Ref.)
A1
Index Area
1
L
A3
E2
N
N
(Typ.)
If ND & NE
are Even
e
2
1
2
Anvil
Singulation
2
(NE -1)x e
r
o
E
(Ref.)
E2
2
Sawn
Singulation
Top View
D
b
e
Thermal
Base
(Ref.)
ND & NE
Odd
D2
2
A
D2
C
0.08
C
THERMALLY ENHANCED, VERY THIN, FINE PITCH
QUAD FLAT / NO LEAD PLASTIC PACKAGE
ALL DIMENSIONS IN MILLIMETERS
40
10
10
N
ND
NE
SYMBOL
A
MIN.
0.80
0
0.25 Reference
0.18
MAX.
1.00
A1
A3
b
0.05
6.00 x 6.00
2.75 / 3.05
2.75 / 3.05
0.30 / 0.50
D x E BASIC
D2 MIN. / MAX.
E2 MIN. / MAX.
L MIN. / MAX.
0.30
0.50 BASIC
e
Source Reference: MLF2™SE
10-0053
Ordering Information
ICS97ULP877yKLF-T
Example:
ICS XXXX y K LF- T
Designation for tape and reel packaging
Annealed Lead Free (Optional)
Package Type
K = MLF
Revision Designator (will not correlate with datasheet revision)
Device Type
Prefix
ICS = Standard Device
0981B—03/15/05
13
相关型号：
ICS97ULP877YKLF-T
PLL Based Clock Driver, 97ULP Series, 10 True Output(s), 0 Inverted Output(s), PQCC40, LEAD FREE, PLASTIC, MLF-40
IDT
ICS97ULPA877AHLF-T
PLL Based Clock Driver, 97ULP Series, 10 True Output(s), 0 Inverted Output(s), PBGA52, ROHS COMPLIANT, PLASTIC, MO-225/205, VFBGA-52
IDT
ICS97ULPA877AKLF-T
PLL Based Clock Driver, 97ULP Series, 10 True Output(s), 0 Inverted Output(s), PQCC40, ROHS COMPLIANT, PLASTIC, MLF-40
IDT
©2020 ICPDF网 联系我们和版权申明