IDT6116SA25TPG [IDT]
Standard SRAM, 2KX8, 25ns, CMOS, PDIP24, 0.300 INCH, PLASTIC, DIP-24;
| 型号： | IDT6116SA25TPG |
| 厂家： | 
INTEGRATED DEVICE TECHNOLOGY |
| 描述： | Standard SRAM, 2KX8, 25ns, CMOS, PDIP24, 0.300 INCH, PLASTIC, DIP-24 静态存储器 光电二极管 内存集成电路 |
| 文件： | 总11页 (文件大小：103K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
CMOS Static RAM
16K (2K x 8-Bit)
IDT6116SA
IDT6116LA
Features
Description
◆
High-speed access and chip select times
TheIDT6116SA/LAisa16,384-bithigh-speedstaticRAMorganized
as2Kx8.Itisfabricatedusinghigh-performance,high-reliabilityCMOS
technology.
– Military:20/25/35/45/55/70/90/120/150ns(max.)
– Industrial:20/25ns(max.)
– Commercial:15/20/25ns(max.)
Low-power consumption
Battery backup operation
– 2V data retention voltage (LA version only)
Produced with advanced CMOS high-performance
technology
CMOS process virtually eliminates alpha particle soft-error 4µWoperatingoffa2Vbattery.
Access times as fast as 15ns are available. The circuit also offers a
reduced power standby mode. When CS goes HIGH, the circuit will
automaticallygoto,andremainin,astandbypowermode,aslongasCS
remainsHIGH.Thiscapabilityprovidessignificantsystemlevelpowerand
coolingsavings. Thelow-power(LA)versionalsooffersabatterybackup
dataretentioncapabilitywherethecircuittypicallyconsumesonly1µWto
◆
◆
◆
◆
rates
AllinputsandoutputsoftheIDT6116SA/LAareTTL-compatible.Fully
staticasynchronouscircuitryisused,requiringnoclocksorrefreshingfor
operation.
TheIDT6116SA/LAispackagedin24-pin300milplasticDIP,24-pin
600miland300milceramicDIP,or24-leadgull-wingSOICprovidinghigh
board-levelpackingdensities.
◆
◆
◆
Input and output directly TTL-compatible
Static operation: no clocks or refresh required
Availableinceramic24-pinDIP,ceramicandplastic24-pinThin
Dip and 24-pin SOIC
◆
Military product compliant to MIL-STD-833, Class B
Militarygradeproductismanufacturedincomplianceto MIL-STD-883,
Class B, making it ideally suited to military temperature applications
demandingthehighestlevelofperformanceandreliability.
FunctionalBlockDiagram
A0
CC
V
128 X 128
MEMORY
ARRAY
ADDRESS
DECODER
GND
A10
I/O0
I/O CONTROL
INPUT
DATA
CIRCUIT
I/O7
,
CS
OE
WE
CONTROL
CIRCUIT
3089 drw 01
FEBRUARY 2013
1
©2013IntegratedDeviceTechnology,Inc.
DSC-3089/08
IDT6116SA/LA
CMOS Static RAM 2K (16K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
PinConfigurations
Capacitance (TA = +25°C, f = 1.0 MHZ)
Symbol
Parameter(1)
Input Capacitance
I/O Capacitance
Conditions
IN = 0V
OUT = 0V
Max.
Unit
CC
8
7
A
A
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
V
A
A
6
5
4
C
IN
V
8
8
pF
A
9
P24-2
P24-1
D24-2
CI/O
V
pF
A
A
A
A
WE
OE
3089 tbl 03
3
2
1
0
0
1
2
NOTE:
A
10
D24-1
1. This parameter is determined by device characterization, but is not production
tested.
CS
I/O
I/O
I/O
I/O
I/O
SO24-2
A
7
6
5
4
3
SO24-4
I/O
I/O
I/O
,
GND
AbsoluteMaximumRatings(1)
3089 drw 02
Symbol
Rating
Com'l.
Mil.
Unit
DIP/SOIC
Top View
(2 )
V
TE RM
Terminal Voltage
with Respect
to GND
-0.5 to +7.0
-0.5 to +7.0
V
Operating
0 to +70
-55 to +125
-65 to +135
oC
oC
T
A
Temperature
PinDescription
Temperature
Under Bias
-55 to +125
TBIAS
Name
Description
A
0
- A10
Address Inputs
Data Input/Output
Chip Select
Write Enable
Output Enable
Power
T
STG
Storage Temperature -55 to +125
-65 to +150
oC
W
I/O
0
- I/O
7
P
T
Power Dissipation
DC Output Current
1.0
50
1.0
50
CS
IOUT
mA
3089 tbl 04
WE
OE
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any other conditions above those
indicated in the operational sections of this specification is not implied. Exposure
to absolute maximum rating conditions for extended periods may affect
reliability.
V
CC
GND
Ground
3089 tbl 01
2. VTERM must not exceed VCC +0.5V.
TruthTable(1)
CS
H
L
OE
X
WE
X
Mode
Standby
Read
I/O
High-Z
DATAOUT
High-Z
L
H
Read
L
H
H
Write
L
X
L
DATAIN
3089 tbl 02
NOTE:
1. H = VIH, L = VIL, X = Don't Care.
2
IDT6116SA/LA
CMOS Static RAM 2K (16K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
RecommendedOperating
TemperatureandSupplyVoltage
Ambient
RecommendedDC
OperatingConditions
Symbol
Parameter
Min.
Typ.
5.0
0
Max.
5.5(2)
0
Unit
V
Grade
Temperature
-55OC to +125OC
-40OC to +85OC
0OC to +70OC
GND
Vcc
V
CC
Supply Voltage
4.5
Military
0V
5.0V ± 10%
5.0V ± 10%
5.0V ± 10%
GND
Ground
0
V
Industrial
0V
V
IH
IL
Input High Voltage
Input Low Voltage
2.2
3.5
V
CC +0.5
0.8
V
Commercial
0V
-0.5(1)
V
____
V
3089 tbl 05
3089 tbl 06
NOTES:
1. VIL (min.) = –3.0V for pulse width less than 20ns, once per cycle.
2. VIN must not exceed VCC +0.5V.
DC Electrical Characteristics
(VCC = 5.0V ± 10%)
IDT6116SA
IDT6116LA
Symbol
Parameter
Test Conditions
Min.
Max.
Min.
Max.
Unit
____
____
____
____
Input Leakage Current
|ILI|
V
CC = Max.,
IN = GND to VCC
MIL.
COM'L & IND
10
5
5
2
µA
V
____
____
____
____
|ILO|
Output Leakage Current
V
V
CC = Max., CS = VIH
,
MIL.
COM'L & IND
10
5
5
2
µA
OUT = GND to VCC
____
____
V
OL
OH
Output Low Voltage
Output High Voltage
I
OL = 8mA, VCC = Min.
0.4
0.4
V
____
____
V
IOH = -4mA, VCC = Min.
2.4
2.4
V
3089 tbl 07
DCElectricalCharacteristics(1)
(VCC = 5.0V ± 10%, VLC = 0.2V, VHC = VCC - 0.2V)
6116SA20
6116LA20
6116SA25
6116LA25
6116SA15
Com'l
Only
Com'l
Com'l
& Ind
105
95
& Ind
100
95
123Symbol
Parameter
Power
SA
Mil
Mil
90
Unit
ICC1
Operating Power Supply Current
mA
mA
mA
105
130
120
150
140
CS < VIL, Outputs Open
_____
V
CC = Max., f
=
0
LA
85
ICC2
Dynamic Operating Current
SA
150
130
120
120
110
135
125
CS < VIL, Outputs Open
(2)
_____
LA
V
CC = Max., f = fMAX
ISB
Standby Power Supply Current
(TTL Level)
SA
LA
SA
LA
40
40
35
2
50
45
40
35
2
45
40
CS > VIH, Outputs Open
_____
(2)
V
CC = Max., f = fMAX
ISB1
Full Standby Power Supply Current
(CMOS Level)
mA
2
10
10
CS > VHC, VCC = Max.,
_____
0.1
0.9
0.1
0.9
V
IN < VLC or VIN > VHC, f = 0
3089 tbl 08
NOTES:
1. All values are maximum guaranteed values.
2. fMAX = 1/tRC, only address inputs are cycling at fMAX, f = 0 means address inputs are not changing.
6.42
3
IDT6116SA/LA
CMOS Static RAM 2K (16K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
DCElectricalCharacteristics(1)(continued)
(VCC = 5.0V ± 10%, VLC = 0.2V, VHC = VCC - 0.2V)
6116SA55
6116LA55
6116SA70
6116LA70
6116SA35
6116LA35
6116SA45
6116LA45
6116SA90
6116LA90
6116SA120
6116LA120
6116SA150
6116LA150
Symbol
Parameter
Power
Mil Only
Mil Only
Mil Only
Mil Only
Mil Only
Mil Only
Mil Only
Unit
I
CC1
Operating Power Supply
mA
SA
90
90
90
90
90
90
90
Current, CS < VIL
Outputs Open
CC = Max., f
,
LA
SA
LA
SA
LA
85
115
105
35
85
100
95
85
100
90
85
100
90
85
100
85
85
100
85
85
90
85
25
15
V
= 0
ICC2
Dynamic Operating
Current, CS < VIL
Outputs Open
CC = Max., f = fMAX
mA
mA
mA
,
(2)
V
ISB
Standby Power Supply
Current (TTL Level)
25
25
25
25
25
CS > VIH, Outputs Open
(2)
30
20
20
20
25
15
V
CC = Max., f = fMAX
ISB1
Full Standby Power
SA
LA
10
10
10
10
10
10
10
Supply Current (CMOS
Level), CS > VHC
,
V
CC = Max., VIN < VLC
0.9
0.9
0.9
0.9
0.9
0.9
0.9
or VIN > VHC, f = 0
3089 tbl 09
NOTES:
1. All values are maximum guaranteed values.
2. fMAX = 1/tRC, only address inputs are toggling at fMAX, f = 0 means address inputs are not changing.
Data Retention Characteristics Over All Temperature Ranges
(LA Version Only) (VLC = 0.2V, VHC = VCC – 0.2V)
Typ.(1)
Max.
V
CC @
V
CC @
Symbol
Parameter
Test Condition
Min.
2.0V
3.0V
2.0V
3.0V
Unit
V
____
____
____
____
____
V
DR
V
CC for Data Retention
2.0
____
____
Data Retention Current
MIL.
COM'L.
0.5
0.5
1.5
1.5
200
20
300
30
µA
ICCDR
(3)
____
____
____
____
CS > VHC
IN > VHC or < VLC
t
CDR
Chip Deselect to Data
Retention Time
0
ns
ns
V
____
____
____
____
____
____
(3)
(2)
Operation Recovery Time
Input Leakage Current
tR
tRC
____
2
2
µA
IILII
3089 tbl 10
NOTES:
1. TA = + 25°C
2. tRC = Read Cycle Time.
3. This parameter is guaranteed by device characterization, but is not production tested.
4
IDT6116SA/LA
CMOS Static RAM 2K (16K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
Low VCC Data Retention Waveform
DATA RETENTION MODE
VCC
VDR ≥ 2V
4.5V
4.5V
tCDR
tR
VDR
CS
,
VIH
VIH
3089 drw 03
AC Test Conditions
Input Pulse Levels
GND to 3.0V
5ns
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
AC Test Load
1.5V
1.5V
See Figures 1 and 2
3089 tbl 11
5V
5V
480Ω
480Ω
DATAOUT
DATAOUT
5pF*
255Ω
30pF*
255Ω
,
,
3089 drw 05
3089 drw 04
Figure 1. AC Test Load
Figure 2. AC Test Load
(for tOLZ, tCLZ, tOHZ, tWHZ, tCHZ & tOW)
*Including scope and jig.
6.42
5
IDT6116SA/LA
CMOS Static RAM 2K (16K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
AC Electrical Characteristics (VCC = 5V ± 10%, All Temperature Ranges)
6116SA35(2)
6116LA35(2)
6116SA15(1)
6116SA20
6116LA20
6116SA25
6116LA25
Symbol
Parameter
Unit
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Read Cycle
____
____
____
____
t
RC
AA
ACS
Read Cycle Time
15
20
25
35
ns
ns
ns
ns
ns
ns
____
____
____
____
t
Address Access Time
15
19
25
35
____
____
____
____
t
Chip Select Access Time
Chip Select to Output in Low-Z
Output Enable to Output Valid
15
20
25
35
____
____
____
____
(3)
5
5
5
5
tCLZ
____
____
____
____
tOE
10
10
13
20
____
____
____
____
(3)
Output Enable to Output in Low-Z
Chip Deselect to Output in High-Z
Output Disable to Output in High-Z
Output Hold from Address Change
Chip Select to Power Up Time
0
0
5
5
tOLZ
____
____
____
____
(3)
10
11
12
15
ns
ns
ns
ns
tCHZ
____
____
____
____
(3)
8
8
10
13
tOHZ
____
____
____
____
tOH
5
5
5
5
____
____
____
____
(3)
PU
0
0
0
0
t
____
____
____
____
(3)
PD
Chip Deselect to Power Down Time
15
20
25
35
ns
t
3089 tbl 12
AC Electrical Characteristics (VCC = 5V ± 10%, All Temperature Ranges) (continued)
6116SA45(2)
6116LA45(2)
6116SA55(2)
6116LA55(2)
6116SA70(2)
6116LA70(2)
6116SA90(2)
6116LA90(2)
6116SA120(2)
6116LA120(2)
6116SA150(2)
6116LA150(2)
Symbol
Parameter
Unit
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Read Cycle
____
____
____
____
____
____
t
RC
AA
ACS
Read Cycle Time
45
55
70
90
120
150
ns
ns
ns
ns
ns
ns
____
____
____
____
____
____
t
Address Access Time
45
55
70
90
120
150
____
____
____
____
____
____
t
Chip Select Access Time
45
50
65
90
120
150
____
____
____
____
____
____
(3)
Chip Select to Output in Low-Z
Output Enable to Output Valid
Output Enable to Output in Low-Z
5
5
5
5
5
5
tCLZ
____
____
____
____
____
____
tOE
25
40
50
60
80
100
____
____
____
____
____
____
(3)
5
5
5
5
5
5
tOLZ
____
____
____
____
____
____
(3)
Chip Deselect to Output in High-Z
Output Disable to Output in High-Z
Output Hold from Address Change
20
30
35
40
40
40
ns
ns
t
CHZ
____
____
____
____
____
____
(3)
15
30
35
40
40
40
t
OHZ
____
____
____
____
____
____
tOH
5
5
5
5
5
5
ns
3089 tbl 13
NOTES:
1. 0°C to +70°C temperature range only.
2. –55°C to +125°C temperature range only.
3. This parameter guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.
6
IDT6116SA/LA
CMOS Static RAM 2K (16K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
Timing Waveform of Read Cycle No. 1(1,3)
t
RC
ADDRESS
tAA
tOH
OE
CS
(5)
t
OE
tOHZ
(5)
tOLZ
(5)
t
ACS
(5)
t
CHZ
t
CLZ
DATA
VALID
DATAOUT
t
PU
ICC
V
CC
Supply
Currents
ISB
t
PD
,
3089 drw 06
Timing Waveform of Read Cycle No. 2(1,2,4)
tRC
ADDRESS
tAA
tOH
tOH
DATA VALID
DATAOUT
PREVIOUS DATA VALID
,
3089 drw 07
Timing Waveform of Read Cycle No. 3(1,3,4)
CS
(5)
tACS
t
CHZ
(5)
tCLZ
,
DATAOUT
DATA VALID
3089 drw 08
NOTES:
1. WE is HIGH for Read cycle.
2. Device is continously selected, CS is LOW.
3. Address valid prior to or coincident with CS transition LOW.
4. OE is LOW.
5. Transition is measured ±500mV from steady state.
6.42
7
IDT6116SA/LA
CMOS Static RAM 2K (16K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
AC Electrical Characteristics (VCC = 5V ± 10%, All Temperature Ranges)
6116SA35(2)
6116LA35(2)
6116SA15(1)
6116SA20
6116LA20
6116SA25
6116LA25
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max. Unit
Write Cycle
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
t
WC
CW
AW
AS
WP
WR
Write Cycle Time
15
13
14
0
20
15
15
0
25
17
17
0
35
25
25
0
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
Chip Select to End-of-Write
Address Valid to End-of-Write
Address Set-up Time
t
t
t
Write Pulse Width
12
12
15
20
t
Write Recovery Time
0
0
0
0
____
____
____
____
(3)
WHZ
Write to Output in High-Z
Data to Write Time Overlap
Data Hold from Write Time
7
8
16
20
t
____
____
____
____
tDW
12
0
12
0
13
0
15
0
____
____
____
____
____
____
____
____
(4)
DH
t
(3,4)
OW
Output Active from End-of-Write
0
0
0
0
ns
t
3089 tbl 14
AC Electrical Characteristics (VCC = 5V ± 10%, All Temperature Ranges)(con't)
6116SA45(2)
6116LA45(2)
6116SA55(2)
6116LA55(2)
6116SA70(2)
6116LA70(2)
6116SA90(2)
6116LA90(2)
6116SA120(2)
6116LA120(2)
6116SA150(2)
6116LA150(2)
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max. Unit
Write Cycle
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
t
WC
CW
AW
AS
WP
WR
Write Cycle Time
45
30
30
0
55
40
45
5
70
40
65
15
40
90
55
80
15
55
120
70
150
90
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
Chip Select to End-of-Write
Address Valid to End-of-Write
Address Set-up Time
t
105
20
120
20
t
t
Write Pulse Width
25
40
70
90
t
Write Recovery Time
0
5
5
5
5
10
____
____
____
____
____
____
(3)
WHZ
Write to Output in High-Z
Data to Write Time Overlap
Data Hold from Write Time
25
30
35
40
40
40
t
____
____
____
____
____
____
tDW
20
0
25
5
30
5
30
5
35
5
40
10
0
____
____
____
____
____
____
____
____
____
____
____
____
(4)
DH
t
(3,4)
OW
Output Active from End-of-Write
0
0
0
0
0
ns
t
3089 tbl 15
NOTES:
1. 0°C to +70°C temperature range only.
2. –55°C to +125°C temperature range only.
3. This parameter guaranteed with AC Load (Figure 2) by device characterization, but is not production tested.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tOW values will vary over voltage
and temperature, the actual tDH will always be smaller than the actual tOW.
8
IDT6116SA/LA
CMOS Static RAM 2K (16K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,5,7)
t
WC
ADDRESS
t
AW
CS
(3)
(7)
WP
t
AS
t
(6)
t
WR
tCHZ
WE
(6)
WHZ
t
(6)
t
OW
DATA (4)
VALID
(4)
DATAOUT
DATAIN
PREVIOUS DATA VALID
t
DW
t
DH
DATA VALID
,
3089 drw 09
Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,2,3,5,7)
tWC
ADDRESS
CS
t
AW
(3)
t
WR
t
AS
tCW
WE
tDW
tDH
DATAIN
DATA VALID
3089 drw 10
,
NOTES:
1. WE or CS must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW CS and a LOW WE.
3. tWR is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
4. During this period, the I/O pins are in the output state and the input signals must not be applied.
5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state.
6. Transition is measured ±500mV from steady state.
7. OE is continuously HIGH. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of tWP or (tWHZ + tDW) to allow the I/O drivers
to turn off and data to be placed on the bus for the required tDW. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse
is the specified tWP. For a CS controlled write cycle, OE may be LOW with no degradation to tCW.
6.42
9
IDT6116SA/LA
CMOS Static RAM 2K (16K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
Ordering Information — Military
6116
XX
XXX
X
X
Device Type Power
Speed
Package
Process/
Temperature
Range
Military (-55°C to +125°C)
Compliant to MIL-STD-883, Class B
B
TD
D
300 mil CERDIP (D24-1)
600 mil CERDIP (D24-2)
20
25
35
45
55
Speed in nanoseconds
70
90
120
150
SA
LA
Standard Power
Low Power
3089 drw 11
Ordering Information — Commercial & Industrial
6116
XX
XXX
X
X
X
X
Device Type Power
Speed
Package
Process/
Temperature
Range
Tube or Tray
Tape and Reel
Blank
8
Blank Commercial (0°C to +70°C)
I
Industrial (-40°C to +85°C)
G
Green
TP
SO
300 mil Plastic DIP (P24-1)
300 mil Small Outline IC, Gull-Wing Bend (SO24-2)
15*
20
Speed in nanoseconds
25
SA
LA
Standard Power
Low Power
*Available in commercial temperature range and standard power only.
3089 drw 12
10
IDT6116SA/LA
CMOS Static RAM 2K (16K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
DatasheetDocumentHistory
01/07/00
Updatedtonewformat
AddedIndustrialTemperaturerangeofferings
Separatedorderinginformationintomilitary,commercial,andindustrialtemperaturerangeofferings
AddedDatasheetDocumentHistory
Pg. 1, 3, 4, 10
Pg. 9, 10
Pg. 11
08/09/00
02/01/01
12/30/03
03/31/05
11/15/06
Notrecommendedfornewdesigns
Removed"Notrecommendedfornewdesigns"
CorrectedIndustrialtempfrom-45Cto-40C.
Added"Restrictedhazardoussubstancedevice"toorderinginformation.
Changedpowerlimitsforcommercialandindustrialonspeedgrades25nsand35ns.
Changedpowerlimitsforcommercialandindustrialonspeedgrade45ns. Referto
PCN SR-0602-02.
Pg. 3,10
Pg. 10
Pg. 3
Pg.4
04/26/11
05/01/13
Pg.1,2,3,4,6,10
Pg. 1
Updated"Restrictedhazardoussubstancedevice"to"Green".Obsoleted24-pinSOJ,24-pin600mil
and35ns,45nsforIndustrial&Commercial.
Descriptionparagraph4, packageinformation. Changed text toread"TheIDT6116SA/LAispackaged
in24-pin300milplasticDIP,24-pin600miland300milceramicDIP,or24-leadgull-wingSOICproviding
highboard-levelpackingdensities".RemovedIDTinreferencetofabrication.
Updated DC Elec Chars (VCC = 5.0V ± 10%) table by adding industrial to the Test Conditions.
UpdatedDCElecChars(VCC =5.0V±10%,VLC =0.2V,VHC +VCC -0.2V)tablebyremovingtheLApower
for the 15ns speed.
Pg. 3
Pg. 10
Removedfootnote"*Availablein300milpackagingonly"fromtheMilitaryorderinginformation.
CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138
for SALES:
for Tech Support:
ipchelp@idt.com
800-345-7015
800-345-7015 or
408-284-8200
fax: 408-284-2775
www.idt.com
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
6.42
11
相关型号：
©2020 ICPDF网 联系我们和版权申明