IDT70V3389S6BC8 [IDT]
Dual-Port SRAM, 64KX18, 6ns, CMOS, PBGA256, BGA-256;
| 型号： | IDT70V3389S6BC8 |
| 厂家： | 
INTEGRATED DEVICE TECHNOLOGY |
| 描述： | Dual-Port SRAM, 64KX18, 6ns, CMOS, PBGA256, BGA-256 时钟 静态存储器 内存集成电路 |
| 文件： | 总17页 (文件大小：163K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
HIGH-SPEED 3.3V 64K x 18
SYNCHRONOUS PIPELINED
DUAL-PORT STATIC RAM
WITH 3.3V OR 2.5V INTERFACE
IDT70V3389S
Features
– Data input, address, byte enable and control registers
– Self-timedwriteallowsfastcycletime
Separate byte controls for multiplexed bus and bus
matching compatibility
LVTTL- compatible, single 3.3V (±150mV) power supply for
core
LVTTL- compatible, selectable 3.3V (±150mV)/2.5V (±125mV)
power supply for I/Os and control signals on each port
Industrial temperature range (-40°C to +85°C) is
available for selected speeds
Available in a 128-pin Thin Quad Plastic Flatpack (TQFP),
208-pin fine pitch Ball Grid Array, and 256-pin Ball
GridArray
◆
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed clock to data access
– Commercial:4.2/5/6ns (max.)
◆
◆
◆
◆
◆
◆
– Industrial:5ns (max)
Pipelined output mode
Counter enable and reset features
Dual chip enables allow for depth expansion without
◆
◆
◆
additional logic
◆
Full synchronous operation on both ports
– 7.5ns cycle time, 133MHzoperation(9.6Gbps bandwidth)
– Fast 4.2ns clock to data out
– 1.8ns setup to clock and 0.7ns hold on all control, data, and
address inputs @ 133MHz
◆
Green parts available, see ordering information
FunctionalBlockDiagram
UBL
UBR
LB
R
LB
R/W
L
L
R/W
R
B
B
B B
W W
W W
0
L
1
L
1
R
0
R
CE0L
CE0R
CE1L
CE1R
OE
L
OER
Dout0-8_L
Dout9-17_L
Dout0-8_R
Dout9-17_R
64K x 18
MEMORY
ARRAY
I/O0 L - I/O1 7 L
Din_L
Din_R
I/O0R - I/O17R
CLK
L
CLK
R
A15L
A0L
A15R
A0R
Counter/
Address
Reg.
Counter/
Address
Reg.
.
ADDR_L
ADDR_R
CNTRST
L
CNTRST
R
ADS
R
ADS
CNTEN
L
L
CNTEN
R
4832 tbl 01
JULY 2008
1
DSC 4832/11
©2008IntegratedDeviceTechnology,Inc.
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Description:
TheIDT70V3389isahigh-speed64Kx18bitsynchronousDual-Port inbursts.Anautomaticpowerdownfeature,controlledbyCE0andCE1,
RAM. The memory array utilizes Dual-Port memory cells to allow permitstheon-chipcircuitryofeachporttoenteraverylowstandbypower
simultaneousaccessofanyaddressfrombothports.Registersoncontrol, mode.
data,andaddressinputsprovideminimalsetupandholdtimes.Thetiming
The70V3389cansupportanIoperatingvoltageofeither3.3Vor2.5V
latitudeprovidedbythisapproachallowssystemstobedesignedwithvery ononeorbothports,controllablebytheOPTpins.Thepowersupplyfor
shortcycletimes.Withaninputdataregister,theIDT70V3389hasbeen the core ofthe device (VDD)remains at3.3V.
optimizedforapplicationshavingunidirectionalorbidirectionaldataflow
PinConfiguration(1,2,3,4)
1
2
3
4
5
6
7
8
9
11 12 13 14
10
16 17
15
12/12/01
I/O9L
V
SS
NC
A
12L
A
B
C
D
E
F
NC
V
SS
NC
A
8L
NC
V
DD
A
0L
OPT
L
NC
I/O8L
NC
NC
CLK
L
CNTEN
L
A
A
A
4L
NC
VSS
NC
A9L
V
SS
VSS
NC
CE0L
ADS
L
V
SS
VDDQR
NC
NC
NC
A13L
A5L
1L
2L
I/O9R
VDDQR
VDD
A14L
V
DDQL
A
10L
I/O8R
UB
L
VDD
CE1L
V
SS
A6L
V
SS
R/W
L
NC
VSS
I/O10L
NC
V
DDQL
A
15L
A11L
V
DD
I/O7R
LB
L
VDD
NC
A7L
A3L
I/O7L
OE
L
CNTRST
L
I/O11L
NC
V
DDQR I/O10R
I/O6L
NC
VSS
NC
VSS
I/O6R
V
DDQL I/O11R
NC
V
DDQR
NC
VSS
NC
V
SS
I/O12L
NC
NC
I/O5L
V
DDQL
NC
G
H
J
V
DD
VSS
I/O5R
NC
V
DDQR I/O12R
NC
VDD
70V3389BF
BF-208(5)
VDDQL
V
DD
VSS
VDDQR
VDD
V
SS
V
SS
VSS
208-Pin fpBGA
Top View(6)
I/O3R
NC
I/O4R
I/O14R
NC
V
SS
VDDQL
V
SS
K
L
I/O13R
V
SS
I/O14L
NC
VDDQR I/O13L
I/O4L
I/O3L
NC
VSS
V
DDQL
I/O15R
NC
V
SS
VSS
I/O2R
NC
V
DDQR
I/O2L
NC
M
N
P
R
T
NC
V
SS
VDDQL
I/O15L
NC
I/O1R
NC
I/O16L
I/O16R
VDDQR
A8R
NC
NC
NC
NC
A
12R
NC
I/O1L
VSS
VDD
CLKR
CNTEN
R
A4R
A
13R
VSS
I/O17R
CE0R
VDDQR
NC
NC
A
9R
NC
ADS
R
I/O0R
VSS
A
5R
V
DDQL
VSS
A
1R
VSS
NC
I/O17L
UBR
NC
V
SS
A
14R
A
10R
CE1R
VSS
V
DDQL
A
6R
VSS
NC
R/WR
A2R
V
SS
VDD
LB
R
VDD
I/O0L
NC
A7R
OE
R
CNTRST
R
A
3R
V
DD
NC
NC
A
15R
A11R
OPTR
A0R
U
4832 tbl 02
NOTES:
1. All VDD pins must be connected to 3.3V power supply.
2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is
set to VIL (0V).
3. All VSS pins must be connected to ground supply.
4. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.
6.42
2
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Pin Configuration(1,2,3,4) (con't.)
70V3389BC
BC-256(5)
256-Pin BGA
Top View(6)
12/12/01
A1
A2
A3
A6
A7
A8
A9
A11
A12
A13
A14
A4
A5
A10
A15
A16
NC
NC
NC
A11L
A8L
NC CE1L
CNTEN
L
A5L
A2L
A0L
NC
A
14L
OEL
NC
NC
B1
B2
B3
B6
B7
C7
D7
B9
CE0L
B11
B12
B13
B4
B5
B8
B10
B14
B15
B16
NC
NC
NC
A
12L
A
9L
CNTRST
L
A
4L
A
1L
NC
A
15L
UB
L
R/W
L
VDD
NC
NC
C1
C5
C6
C2
C3
C4
C8
C9
C10
C11
C12
C13
C16
C14
C15
NC
A
13L
A
10L
I/O9L
V
SS
NC
A7L
NC
LBL
CLK
L
ADS
L
A
6L
A
3L
I/O8L
OPT
L
NC
D1
D2
D6
DDQL
D9
DDQL
D11
D3
D5
D8
DDQR
D10
D12
D13
D14
D15
D16
D4
NC I/O9R
V
V
V
DDQR
NC
V
DDQL
VDDQR
V
VDDQL
VDDQR
V
DD
NC
NC I/O8R
V
DD
E5
E6
E7
E8
E9
E10
E11
E12
E13
E1
E2
E3
E4
DDQL
E14
E16
E15
V
DD
V
DD
SS
SS
V
SS
V
SS
V
SS
V
SS
VDD
VDD
VDDQR
I/O10R I/O10L NC
V
NC
I/O7R
I/O7L
F7
F3
F5
G5
H5
F6
F9
F10
F1
F2
F11
F13
F14
F15
F16
F8
F12
F4
V
SS
I/O11L NC I/O11R
V
DD
V
V
SS
VSS
I/O6R NC I/O6L
V
SS
VDDQR
VDDQL
V
SS
VDD
G1
G2
G3
G4
G6
G8
G9
G14
G15
G16
G7
G10
G12
G13
G11
NC
V
SS
NC
VDDQR
V
V
SS
V
SS
I/O12L
I/O5L NC
DDQL
NC
V
SS
VSS
VSS
V
V
SS
H11
H12
H16
H13
H7
H8
H9
H10
H14
H15
H6
H3
H4
H1
H2
V
SS
V
SS
I/O5R
V
DDQL
V
SS
V
SS
V
SS
V
SS
SS
NC
NC
NC
V
DDQR
V
SS
VSS
NC I/O12R
J1
J2
J3
J4
J5
J6
J7
J8
J9
J10
J11
J12
J13
J14
J15
J16
I/O13L
V
SS
I/O14R I/O13R
V
DDQL
V
SS
SS
VSS
V
SS
VSS
VDDQR
V
VSS
V
SS
I/O4R
I/O3R I/O4L
K6
K8
K10
K12
K13
K2
K4
K5
K7
K9
K11
K15
K16
K1
K3
K14
V
V
SS
VSS
VSS
V
DDQR
NC
VDDQL
V
SS
V
SS
VSS
V
SS
NC I/O3L
NC
I/O14L
NC
L7
L8
L11
L12
L13
L5
L6
L9
L10
L3
L4
L15
L16
L1
L2
L14
VSS
VSS
VSS
VDD
VDDQL
I/O15R
VDDQR
VDD
V
SS
VSS
V
SS
NC I/O2R
I/O15L NC
I/O2L
M5
M6
M7
M8
M9
M10
M11
M12
M13
M1
M2
M3
M4
M16
M14
M15
VDD
V
DD
VSS
VSS
VSS
V
SS
V
DD
VDD
VDDQL
I/O16R I/O16L NC
VDDQR
NC
I/O1R I/O1L
N8
N12
N13
N16
N5
N6
DDQR
N7
N9
N10
N11
N4
N15
N1
N2
N3
N14
VDDQL
VDDQL
NC
VDD
V
DD
VDDQR
V
V
DDQL
VDDQR
VDDQR
V
DDQL
I/O0R
NC I/O17R NC
NC
P1
P2
P3
P4
P5
P7
P8
P9
P10
P11
P12
P14
P15
P16
P6
P13
NC I/O17L NC
NC
A
13R
A7R
NC
LBR
CLKR
ADS
R
A6R
NC
NC
I/O0L
A10R
A3R
R5
R6
R7
R8
R9
R10
R11
R16
R1
R2
R3
R4
R12
R13
R14
R15
,
A
15R
A
12R
A
9R
UB
R
CE0R R/W
R
CNTRST
R
NC
NC
NC
NC
NC
A
4R
A
1R OPT
R
NC
T2
T3
T1
T4
T5
T8
T9
T15
T16
T6
T7
T10
T11
T12
T13
T14
NC
NC
NC
NC
A14R
NC CE1R
NC
NC
A
11R
A8R
OER
CNTEN
R
A
5R
A
2R
A0R
4832 drw 02c
NOTES:
1. All VDD pins must be connected to 3.3V power supply.
,
2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is
set to VIL (0V).
3. All VSS pins must be connected to ground supply.
4. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.
6.42
3
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Pin Configuration(1,2,3,4) (con't.)
12/12/01
A
A
OPT
1L
0L
1
2
3
4
5
6
7
8
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
A
A
V
NC
IO9L
14L
15L
SS
L
(7)
(7)
NC (VSS
IO8L
)
IO9R
DDQL
IO8R
NC (VSS
V
)
VSS
V
IO10L
IO10R
SS
VDDQL
9
10
IO7L
IO7R
V
DDQR
SS
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
VSS
V
VDDQR
IO11L
IO11R
IO12L
IO12R
V
V
IO6L
IO6R
IO5L
IO5R
DD
70V3389PRF
PK-128(5)
V
V
V
V
DD
DD
DD
V
V
SS
SS
SS
SS
IO13R
IO13L
IO4R
IO4L
IO3R
IO3L
IO2R
IO2L
128-Pin TQFP
Top View(6)
IO14R
IO14L
IO15R
IO15L
V
DDQL
27
28
29
30
31
32
33
34
35
36
37
38
VSS
V
IO16R
IO16L
SS
VDDQL
IO1R
IO1L
V
DDQR
VSS
V
SS
VDDQR
IO17R
IO17L
NC
IO0R
IO0L
OPT
R
NC
A
A
0R
1R
A
A
15R
14R
.
4832 drw 02a
NOTES:
1. All VDD pins must be connected to 3.3V power supply.
2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is
set to VIL (0V).
3. All VSS pins must be connected to ground supply.
4. Package body is approximately 14mm x 20mm x 1.4mm.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.
7. In the 70V3379 (32K x 18) and 70V3389 (64K x 18), pins 96 and 99 are NC. The upgrade devices 70V3399 (128K x 18) and 70V3319 (256K x 18) assign
these pins as VSS. Customers who plan to take advantage of the upgrade path should treat these pins as VSS on the 70V3379 and 70V3389. If no upgrade is
needed, the pins can be treated as NC.
6.42
4
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
PinNames
Left Port
Right Port
Names
Chip Enables
CE0L
R/W
OE
,
CE1L
CE0R, CE1R
L
R/WR
Read/Write Enable
Output Enable
L
OER
A0L - A15L
A0R - A15R
Address
I/O0L - I/O17L
CLK
I/O0R - I/O17R
CLK
Data Input/Output
Clock
L
R
Address Strobe Enable
Counter Enable
ADS
CNTEN
CNTRST
UB - LB
L
ADS
CNTEN
CNTRST
UB - LB
R
L
R
Counter Reset
L
R
NOTES:
1. VDD, OPTX, and VDDQX must be set to appropriate operating levels prior to
applying inputs on the I/Os and controls for that port.
L
L
R
R
Byte Enables (9-bit bytes)
Power (I/O Bus) (3.3V or 2.5V)(1)
2. OPTX selects the operating voltage levels for the I/Os and controls on that port.
If OPTX is set to VIH (3.3V), then that port's I/Os and controls will operate at 3.3V
levels and VDDQX must be supplied at 3.3V. If OPTX is set to VIL (0V), then that
port's I/Os and controls will operate at 2.5V levels and VDDQX must be supplied
at 2.5V. The OPT pins are independent of one another—both ports can operate
at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V
with the other at 2.5V.
VDDQL
VDDQR
(1,2)
OPTL
OPTR
Option for selecting VDDQX
(1)
V
DD
Power (3.3V)
VSS
Ground (0V)
4832 tbl 01
Truth Table I—Read/Write and Enable Control(1,2,3)
Upper Byte Lower Byte
CLK
↑
CE
1
R/W
X
L
I/O9-18
High-Z
High-Z
I/O0-8
MODE
OE
X
X
X
X
L
CE
0
UB
H
H
L
LB
H
L
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
High-Z
All Bytes Deselected
Write to Lower Byte Only
Write to Upper Byte Only
Write to Both Bytes
DIN
↑
H
L
L
DIN
High-Z
↑
L
L
DIN
DIN
↑
H
L
L
H
H
H
X
High-Z
DOUT
Read Lower Byte Only
Read Upper Byte Only
Read Both Bytes
↑
L
H
L
DOUT
High-Z
↑
L
L
DOUT
DOUT
↑
H
L
L
High-Z
High-Z
Outputs Disabled
↑
4832 tbl 02
NOTES:
1. "H" = VIH, "L" = VIL, "X" = Don't Care.
2. ADS, CNTEN, CNTRST = X.
3. OE is an asynchronous input signal.
6.42
5
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Truth Table II—Address Counter Control(1,2)
Previous
Address
Addr
Used
(3)
Address
CLK
↑
I/O
MODE
ADS CNTEN
CNTRST
(4)
X
An
An
X
X
X
0
An
X
X
X
H
L
D
I/O(0)
I/O (n) External Address Used
I/O(p) External Address Blocked—Counter disabled (Ap reused)
DI/O(p+1) Counter Enabled—Internal Address generation
Counter Reset to Address 0
(4)
L
H
H
H
H
H
D
↑
Ap
Ap
Ap
D
↑
(5)
Ap + 1
L
↑
4832 tbl 03
NOTES:
1. "H" = VIH, "L" = VIL, "X" = Don't Care.
2. Read and write operations are controlled by the appropriate setting of R/W, CE0, CE1, BEn and OE.
3. Outputs are in Pipelined mode: the data out will be delayed by one cycle.
4. ADS and CNTRST are independent of all other memory control signals including CE0, CE1 and BEn
5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other memory control signals including CE0, CE1, BEn.
RecommendedDCOperating
Conditions with VDDQ at 2.5V
RecommendedOperating
TemperatureandSupplyVoltage(1)
Symbol
Parameter
Core Supply Voltage
I/O Supply Voltage(3)
Ground
Min. Typ.
3.15 3.3
2.375 2.5
Max.
3.45
2.625
0
Unit
V
Ambient
Grade
Commercial
Temperature
0OC to +70OC
-40OC to +85OC
GND
0V
VDD
V
DD
DDQ
SS
IH
3.3V
3.3V
+
+
150mV
150mV
V
V
Industrial
0V
V
0
0
V
(2)
Input High Voltage(3)
1.7
V
____
4832 tbl 04
VDDQ + 125mV
V
NOTES:
(Address & Control Inputs)
1. Industrial temperature: for specific speeds, packages and powers contact your
sales office.
(3)
(2)
____
____
V
IH
Input High Voltage - I/O
1.7
V
DDQ + 125mV
V
VIL
Input Low Voltage
-0.3(1)
0.7
V
4832 tbl 05a
NOTES:
1. VIL > -1.5V for pulse width less than 10 ns.
2. VTERM must not exceed VDDQ + 125mV.
3. To select operation at 2.5V levels on the I/Os and controls of a given port, the
OPT pin for that port must be set to VIL (0V), and VDDQX for that port must be
supplied as indicated above.
AbsoluteMaximumRatings(1)
Symbol
Rating
Commercial
& Industrial
Unit
(2)
RecommendedDCOperating
Conditions with VDDQ at 3.3V
V
TE RM
Terminal Voltage
with Respect to
GND
-0.5 to +4.6
V
Symbol
Parameter
Core Supply Voltage
I/O Supply Voltage(3)
Ground
Min. Typ.
3.15 3.3
3.15 3.3
Max.
3.45
3.45
0
Unit
V
Temperature
Under Bias
-55 to +125
-65 to +150
50
oC
oC
TBIAS
V
DD
DDQ
SS
IH
V
V
Storage
Temperature
TSTG
V
0
0
V
(2)
____
IOUT
DC Output Current
mA
Input High Voltage
(Address & Control Inputs)
2.0
VDDQ + 150mV
V
V
(3)
4832 tbl 06
NOTES:
(3)
(2)
____
____
V
IH
Input High Voltage - I/O
2.0
V
DDQ + 150mV
V
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated
in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed VDD + 150mV for more than 25% of the cycle time or
4ns maximum, and is limited to < 20mA for the period of VTERM > VDD + 150mV.
VIL
Input Low Voltage
-0.3(1)
0.8
V
4832 tbl 05b
NOTES:
1. VIL > -1.5V for pulse width less than 10 ns.
2. VTERM must not exceed VDDQ + 150mV.
3. To select operation at 3.3V levels on the I/Os and controls of a given port, the
OPT pin for that port must be set to VIH (3.3V), and VDDQX for that port must be
supplied as indicated above.
6.42
6
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Capacitance(1)
(TA = +25°C, F = 1.0MHZ) TQFP ONLY
Symbol
Parameter
Input Capacitance
Output Capacitance
Conditions(2)
IN = 3dV
OUT = 3dV
Max. Unit
CIN
V
8
pF
(3)
OUT
C
V
10.5
pF
4832 tbl 07
NOTES:
1. These parameters are determined by device characterization, but are not
production tested.
2. 3dV references the interpolated capacitance when the input and output switch
from 0V to 3V or from 3V to 0V.
3. COUT also references CI/O.
DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range (VDD = 3.3V ± 150mV)
70V3389S
Symbol
Parameter
Test Conditions
VDDQ = Max., VIN = 0V to VDDQ
Min.
Max.
10
Unit
µA
µA
V
(1)
___
___
___
|ILI|
Input Leakage Current
|ILO
OL (3.3V) Output Low Voltage(2)
OH (3.3V) Output High Voltage(2)
OL (2.5V) Output Low Voltage(2)
OH (2.5V) Output High Voltage(2)
|
Output Leakage Current
10
CE
OL = +4mA, VDDQ = Min.
OH = -4mA, VDDQ = Min.
OL = +2mA, VDDQ = Min.
OH = -2mA, VDDQ = Min.
0 = VIH or CE1 = VIL, VOUT = 0V to VDDQ
V
I
0.4
___
V
I
2.4
V
___
V
I
0.4
V
___
V
I
2.0
V
4832 tbl 08
NOTE:
1. At VDD < - 2.0V input leakages are undefined.
2. VDDQ is selectable (3.3V/2.5V) via OPT pins. Refer to p.4 for details.
6.42
7
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range(3) (VDD = 3.3V ± 150mV)
70V3389S4
Com'l Only
70V3389S5
Com'l
& Ind
70V3389S6
Com'l Only
Symbol
Parameter
Test Condition
= VIL
Outputs Disabled,
f = fMAX
Version
COM'L
Typ.(4)
375
Max.
460
Typ.(4)
Max.
Typ.(4)
245
245
95
Max. Unit
IDD
Dynamic Operating
Current (Both
Ports Active)
mA
mA
mA
mA
CE
L
and CE
R
,
S
S
S
S
S
S
285
285
105
105
190
190
360
415
145
175
260
300
310
360
125
150
225
260
____
____
(1)
IND
ISB1
Standby Current
(Both Ports - TTL
Level Inputs)
CEL
= CE
R
= VIH
COM'L
IND
145
190
(1)
f = fMAX
____
____
95
(5)
ISB2
Standby Current
(One Port - TTL
Level Inputs)
CE"A" = VIL and CE"B" = VIH
Active Port Outputs Disabled,
COM'L
IND
265
325
175
175
____
____
(1)
f=fMAX
ISB3
Full Standby Current Both Ports CE
> VDDQ - 0.2V,
IN > VDDQ - 0.2V or VIN < 0.2V,
L and
COM'L
IND
S
S
6
15
6
6
15
30
6
6
15
30
(Both Ports - CMOS CE
R
Level Inputs)
V
f = 0
____
____
(2)
ISB4
Full Standby Current
(One Port - CMOS
Level Inputs)
mA
CE"A" < 0.2V and
COM'L
IND
S
S
265
325
180
180
260
300
170
170
225
260
(5)
CE"B" > VDDQ - 0.2V
IN > VDDQ - 0.2V or VIN < 0.2V,
Active Port, Outputs Disabled,
V
____
____
(1)
f = fMAX
4832 tbl 09
NOTES:
1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tCYC, using "AC TEST CONDITIONS" at input
levels of GND to 3V.
2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
4. VDD = 3.3V, TA = 25°C for Typ, and are not production tested. IDD DC(f=0) = 120mA (Typ).
5. CEX = VIL means CE0X = VIL and CE1X = VIH
CEX = VIH means CE0X = VIH or CE1X = VIL
CEX < 0.2V means CE0X < 0.2V and CE1X > VDDQ - 0.2V
CEX > VDDQ - 0.2V means CE0X > VDDQ - 0.2V or CE1X - 0.2V
"X" represents "L" for left port or "R" for right port.
6.42
8
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
2.5V
AC Test Conditions
Input Pulse Levels (Address & Controls)
Input Pulse Levels (I/Os)
Input Rise/Fall Times
GND to 3.0V/GND to 2.35V
GND to 3.0V/GND to 2.35V
3ns
833Ω
Input Timing Reference Levels
Output Reference Levels
Output Load
1.5V/1.25V
DATAOUT
1.5V/1.25V
5pF*
770Ω
Figures 1, 2, and 3
4832 tbl 10
,
3.3V
50Ω
50Ω
590Ω
5pF*
,
DATAOUT
1.5V/1.25
10pF
DATAOUT
(Tester)
4832 drw 03
435Ω
Figure 1. AC Output Test load.
,
4832 drw 04
Figure 2. Output Test Load
(For tCKLZ, tCKHZ, tOLZ, and tOHZ).
*Including scope and jig.
10.5pF is the I/O capacitance of this
device, and 10pF is the AC Test Load
Capacitance.
7
6
5
4
3
∆tCD
(Typical, ns)
2
1
•
•
•
•
20.5
50
80 100
200
30
-1
Capacitance (pF)
4832 drw 05
Figure 3. Typical Output Derating (Lumped Capacitive Load).
6.42
9
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
AC Electrical Characteristics Over the Operating
Temperature Range (Read and Write Cycle Timing)(1,2)
(VDD = 3.3V ± 150mV, TA = 0°C to +70°C)
70V3389S4
Com'l Only
70V3389S5
Com'l
70V3389S6
Com'l Only
& Ind
Symbol
Parameter
Clock Cycle Time (Pipelined)
Clock High Time (Pipelined)
Clock Low Time (Pipelined)
Clock Rise Time
Min.
7.5
3
Max.
Min.
10
4
Max.
Min.
12
5
Max.
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
____
____
____
____
____
____
____
____
____
t
CYC2
CH2
CL2
t
t
3
4
5
____
____
____
tR
3
3
3
____
____
____
tF
Clock Fall Time
3
3
3
____
____
____
t
SA
HA
SC
HC
SB
HB
SW
HW
SD
HD
SAD
HA D
SCN
HCN
SRST
HRST
Address Setup Time
1.8
0.7
1.8
0.7
1.8
0.7
1.8
0.7
1.8
0.7
1.8
0.7
1.8
0.7
1.8
2.0
0.7
2.0
0.7
2.0
0.7
2.0
0.7
2.0
0.7
2.0
0.7
2.0
0.7
2.0
2.0
1.0
2.0
1.0
2.0
1.0
2.0
1.0
2.0
1.0
2.0
1.0
2.0
1.0
2.0
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
____
t
Address Hold Time
t
Chip Enable Setup Time
Chip Enable Hold Time
Byte Enable Setup Time
Byte Enable Hold Time
R/W Setup Time
t
t
t
t
t
R/W Hold Time
t
Input Data Setup Time
Input Data Hold Time
t
t
ADS Setup Time
t
ADS Hold Time
t
CNTEN Setup Time
t
CNTEN Hold Time
t
CNTRST Setup Time
t
0.7
0.7
1.0
CNTRST Hold Time
(1)
OE
____
____
____
t
Output Enable to Data Valid
Output Enable to Output Low-Z
Output Enable to Output High-Z
Clock to Data Valid (Pipelined)
Data Output Hold After Clock High
Clock High to Output High-Z
Clock High to Output Low-Z
4
5
6
____
____
____
t
OLZ
OHZ
CD2
DC
CKHZ
CKLZ
0
0
0
t
1
4
1
4.5
1
5
____
____
____
t
4.2
5
6
____
____
____
t
1
1
1
1
1
1
1
1.5
1
t
3
4.5
6
____
____
____
t
Port-to-Port Delay
Clock-to-Clock Offset
____
____
____
tCO
6
8
10
ns
4830 tbl 11
NOTES:
1. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE).
2. These values are valid for either level of VDDQ (3.3V/2.5V). See page 4 for details on selecting the desired I/O voltage levels for each port.
6.42
10
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Read Cycle for Pipelined Operation(2)
t
CYC2
tCH2
tCL2
CLK
CE
0
t
SC
tHC
t
SC
SB
t
HC
HB
(3)
CE1
t
SB
tHB
t
t
(5)
UB, LB(0-3)
R/W
tHW
tSW
tSA
tHA
ADDRESS(4)
DATAOUT
An
An + 1
An + 2
Qn
An + 3
(1 Latency)
t
DC
tCD2
Qn + 1
Qn + 2 (5)
(1)
tCKLZ
t
OHZ
tOLZ
OE (1)
tOE
NOTES:
4832 drw 06
1. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
2. ADS = VIL, CNTEN and CNTRST = VIH.
3. The output is disabled (High-Impedance state) by CE0 = VIH, CE1 = VIL, UB, LB = VIH following the next rising edge of the clock. Refer to
Truth Table 1.
4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers
are for reference use only.
5. If UB or LB was HIGH, then the appropriate Byte of DATAOUT for Qn + 2 would be disabled (High-Impedance state).
Timing Waveform of a Multi-Device Pipelined Read(1,2)
t
CYC2
tCH2
tCL2
CLK
ADDRESS(B1)
CE0(B1)
t
SA
tHA
A6
A5
A4
A3
A
2
A
0
A1
tSC
tHC
t
SC
tHC
t
CD2
tCD2
tCKHZ
tCD2
Q
0
Q3
Q
1
DATAOUT(B1)
ADDRESS(B2)
t
DC
tCKLZ
tDC
tCKHZ
tSA
tHA
A6
A5
A4
A3
A2
A
0
A1
t
SC
tHC
CE0(B2)
tSC
tHC
tCD2
tCKHZ
tCD2
DATAOUT(B2)
Q4
Q2
tCKLZ
tCKLZ
NOTES:
4832 drw 07
1. B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70V3389 for this waveform,
and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2. UB, LB, OE, and ADS = VIL; CE1(B1), CE1(B2), R/W, CNTEN, and CNTRST = VIH.
6.42
11
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Left Port Write to Pipelined Right Port Read(1,2)
CLK
L
t
SW
tHW
R/W
L
t
SA
MATCH
SD HD
VALID
tHA
NO
MATCH
ADDRESS
L
t
t
DATAINL
(3)
CO
t
CLKR
t
CD2
R/WR
t
SW
SA
t
HW
HA
t
t
NO
MATCH
ADDRESS
R
MATCH
VALID
DATAOUTR
tDC
4832 drw 08
NOTES:
1. CE0, UB, LB, and ADS = VIL; CE1, CNTEN, and CNTRST = VIH.
2. OE = VIL for the Right Port, which is being read from. OE = VIH for the Left Port, which is being written to.
3. If tCO < minimum specified, then data from right port read is not valid until following right port clock cycle (ie, time from write to valid read on opposite port will
be tCO + 2 tCYC2 + tCD2). If tCO > minimum, then data from right port read is available on first right port clock cycle (ie, time from write to valid read on opposite
port will be tCO + tCYC + tCD2).
Timing Waveform of Pipelined Read-to-Write-to-Read (OE = VIL)(2)
tCYC2
tCH2
tCL2
CLK
CE
0
tSC
tHC
CE1
tSB
tHB
UB, LB
tSW tHW
R/W
tSW tHW
(3)
An + 3
An + 4
An
An +1
An + 2
An + 2
ADDRESS
t
SA
tHA
t
SD
t
HD
DATAIN
Dn + 2
tCD2
tCD2
(1)
tCKHZ
tCKLZ
Qn + 3
Qn
DATAOUT
READ
NOP(4)
WRITE
READ
4832 drw 09
NOTES:
1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2. CE0, UB, LB, and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers
are for reference use only.
4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.
6.42
12
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)(2)
t
CYC2
tCH2
tCL2
CLK
CE0
t
SC
tHC
CE1
tSB
tHB
UB, LB
tSW tHW
R/W
tSW tHW
ADDRESS(3)
DATAIN
An + 4
An
An +1
An + 2
An + 3
Dn + 3
An + 5
t
SA
tHA
t
SD
tHD
Dn + 2
tCD2
t
CD2
tCKLZ
(1)
Qn
Qn + 4
DATAOUT
(4)
tOHZ
OE
READ
WRITE
READ
4832 drw 10
NOTES:
1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2. CE0, UB, LB, and ADS = VIL; CE1, CNTEN, and CNTRST = VIH.
3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use
only.
4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.
Timing Waveform of Pipelined Read with Address Counter Advance(1)
t
CYC2
tCH2
tCL2
CLK
tSA
tHA
An
ADDRESS
t
SAD tHAD
ADS
t
SAD tHAD
CNTEN
t
SCN tHCN
tCD2
Qn + 2(2)
Qx - 1(2)
Qx
Qn + 3
Qn + 1
Qn
DATAOUT
tDC
READ
EXTERNAL
ADDRESS
READ
WITH
COUNTER
COUNTER
HOLD
READ WITH COUNTER
4832 drw 11
NOTES:
1. CE0, OE, UB, LB = VIL; CE1, R/W, and CNTRST = VIH.
2. If there is no address change via ADS = VIL (loading a new address) or CNTEN = VIL (advancing the address), i.e. ADS = VIH and CNTEN = VIH, then
the data output remains constant for subsequent clocks.
6.42
13
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Write with Address Counter Advance(1)
t
CYC2
tCH2
tCL2
CLK
tSA
tHA
An
ADDRESS
INTERNAL(3)
ADDRESS
An(7)
An + 4
An + 2
An + 1
An + 3
t
SAD tHAD
ADS
tSCN tHCN
CNTEN
t
SD tHD
Dn + 4
Dn + 1
Dn + 3
Dn
Dn + 1
Dn + 2
DATAIN
WRITE
EXTERNAL
ADDRESS
WRITE
WITH COUNTER
WRITE
COUNTER HOLD
WRITE WITH COUNTER
4832 drw 12
Timing Waveform of Counter Reset(2)
t
CYC2
tCH2
tCL2
CLK
tSA tHA
(4)
An + 2
An
An + 1
ADDRESS
INTERNAL(3)
ADDRESS
Ax
0
1
An
An + 1
tSW tHW
R/
W
ADS
tSAD tHAD
CNTEN
tSCN tHCN
tSRST
tHRST
CNTRST
tSD
tHD
D0
DATAIN
(5)
Qn
Q
1
Q0
DATAOUT
COUNTER(6)
RESET
WRITE
ADDRESS 0
READ
ADDRESS 0
READ
READ
READ
ADDRESS 1
ADDRESS n ADDRESS n+1
NOTES:
4832 drw 13
1. CE0,
, and R/W = VIL; CE1 and CNTRST = VIH.
UB, LB
UB, LB
CE0,
= VIL; CE1 = VIH.
2.
3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference
use only.
5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle: ADDR 0 will be accessed. Extra cycles
are shown here simply for clarification.
7. CNTEN = VIL advances Internal Address from ‘An’ to ‘An +1’. The transition shown indicates the time required for the counter to advance. The ‘An +1’Address is
written to during this cycle.
6.42
14
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
FunctionalDescription
Depth and Width Expansion
TheIDT70V3389providesatruesynchronousDual-PortStaticRAM
interface. Registered inputs provide minimal set-up and hold times on
address,data,andallcriticalcontrolinputs.Allinternalregistersareclocked
ontherisingedgeoftheclock signal,however,theself-timedinternalwrite
pulseisindependentoftheLOWtoHIGHtransitionoftheclocksignal.
An asynchronous output enable is provided to ease asyn-
chronousbusinterfacing.Counterenableinputsarealsoprovidedtostall
the operation of the address counters for fast interleaved
memoryapplications.
The IDT70V3389 features dual chip enables (refer to Truth
Table I) in order to facilitate rapid and simple depth expansion with no
requirements for external logic. Figure 4 illustrates how to control the
various chip enables in order to expand two devices in depth.
TheIDT70V3389canalsobeusedinapplicationsrequiringexpanded
width,asindicatedinFigure4.Throughcombiningthecontrolsignals,the
devices can be grouped as necessary to accommodate applications
needing 36-bits or wider.
AHIGHonCE0oraLOWonCE1foroneclockcyclewillpowerdown
the internal circuitry to reduce static power consumption. Multiple chip
enablesalloweasierbankingofmultipleIDT70V3389sfordepthexpan-
sion configurations. Two cycles are required with CE0 LOW and CE1
HIGHtore-activatetheoutputs.
A16
IDT70V3389
IDT70V3389
CE0
CE0
CE1
CE1
VDD
VDD
Control Inputs
Control Inputs
IDT70V3389
IDT70V3389
CE1
CE1
CE0
CE0
UB, LB
R/W,
Control Inputs
Control Inputs
OE,
CLK,
.
ADS,
4832 drw 14
CNTRST,
CNTEN
Figure 4. Depth and Width Expansion with IDT70V3389
6.42
15
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
OrderingInformation
IDT XXXXX
A
99
A
A
A
Device
Type
Power Speed
Package
Process/
Temperature
Range
Blank
I(1)
Commercial (0°C to +70°C)
Industrial (-40°C to +85°C)
G(2)
Green
208-pin fpBGA (BF-208)
128-pin TQFP (PK-128)
256-pin BGA (BC-256)
BF
PRF
BC
Commercial Only
4
5
6
Speed in
nanoseconds
Commercial & Industrial
Commercial Only
S
Standard Power
.
70V3389 1Mbit (64K x 18-Bit) 3.3V
Synchronous Dual-Port RAM
4832 drw 15A
NOTES:
1. Contact your local sales office for Industrial temp range in other speeds, packages and powers.
Green parts available. For specific speeds, packages and powers contact your local sales office.
2
6.42
16
IDT70V3389S
High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
DatasheetDocumentHistory(cont'd)
01/18/99:
03/15/99:
04/28/99:
06/08/99:
06/15/99:
0714//99:
08/04/99:
10/01/99:
11/12/99:
02/28/00:
05/01/00:
InitialPublicRelease
Page 9 Additional notes
AddedfpBGApaclage
Page 2 Changedpackagebodyheightfrom1.5mmto1.4mm
Page 5 Deleted note 6 for Table II
Page 2 Corrected pin T3 to VDDQL
Page 6 Improved power numbers
Upgraded speed to 133MHz, added 2.5V I/O capability
Replaced IDT logo
AddednewBGApackage,addedfull2.5Vinterfacecapability
Page 2 Addedballpitch
Page 3 Renamedpins
Page 6 Madecorrections toTruthTable
Page 9 Changed Ω numbers in figure 2
Page 4 Addedinformationtopinandpinnotes
Page 6 Increatedstoragetemperatureparameter
ClarifiedTAParameter
01/10/01:
Page 8 DCElectricalparameters–changedwordingfrom"open"to"disabled"
Removednote7onDCCharacteristicstable
Removed Preliminary status
04/10/01:
12/12/01:
Added Industrial Temperature Ranges and removed related notes
Page 2, Addeddaterevisiontopinconfigurations
3 & 4
Page 6 Removedindustrialtempfootnotefromtable04
Page 8 Removedindustrialtempfor6nsfromDC&ACElectricalCharacteristic
& 10
Page 16 Removedindustrialtempfrom6nsinorderinginformation
Addedindustrialtempfootnote
Page 1 Replaced TM logo with ® logo
& 17
01/05/06:
Page 1 Addedgreenavailabilitytofeatures
Page 16 Addedgreenindicatortoorderinginformation
Page 5 Changed footnote 2 for Truth Table I from ADS, CNTEN, CNTRST = VIH to ADS, CNTEN, CNTRST = X
Page 8 Corrected a typo in the DC Chars table
02/08/06:
07/25/08:
CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138
for SALES:
for Tech Support:
408-284-2794
DualPortHelp@idt.com
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
6.42
17
相关型号：
IDT70V3389S6BCG
Dual-Port SRAM, 64KX18, 6ns, CMOS, CBGA256, 17 X 17 MM X 1.4 MM, 1 MM PITCH, GREEN, BGA-256
IDT
IDT70V3389S6BCI
HIGH-SPEED 3.3V 64K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT
IDT70V3389S6BF
HIGH-SPEED 3.3V 64K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT
IDT70V3389S6BFG
Dual-Port SRAM, 64KX18, 6ns, CMOS, CBGA208, 15 X 15 MM X 1.4 MM, 0.80 MM PITCH, GREEN, FPBGA-208
IDT
IDT70V3389S6BFI
HIGH-SPEED 3.3V 64K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT
©2020 ICPDF网 联系我们和版权申明