IDT7208L30DG 概述
CMOS ASYNCHRONOUS FIFO CMOS异步FIFO
IDT7208L30DG 数据手册
通过下载IDT7208L30DG数据手册来全面了解它。这个PDF文档包含了所有必要的细节,如产品概述、功能特性、引脚定义、引脚排列图等信息。
PDF下载IDT7203
IDT7204
IDT7205
IDT7206
IDT7207
IDT7208
CMOS ASYNCHRONOUS FIFO
2,048 x 9, 4,096 x 9
8,192 x 9, 16,384 x 9
32,768 x 9 and 65,536 x 9
•
Industrial temperature range (–40
(plastic packages only)
°C to +85°C) is available
FEATURES:
• First-In/First-Out Dual-Port memory
• 2,048 x 9 organization (IDT7203)
• Green parts available, see ordering information
• 4,096 x 9 organization (IDT7204)
• 8,192 x 9 organization (IDT7205)
• 16,384 x 9 organization (IDT7206)
• 32,768 x 9 organization (IDT7207)
• 65,636 x 9 organization (IDT7208)
• High-speed: 12ns access time
DESCRIPTION:
TheIDT7203/7204/7205/7206/7207/7208aredual-portmemorybuffers
withinternalpointersthatloadandemptydataonafirst-in/first-outbasis. The
deviceusesFullandEmptyflagstopreventdataoverflowandunderflowand
expansionlogictoallowforunlimitedexpansioncapabilityinbothwordsizeand
depth.
• Low power consumption
— Active: 660mW (max.)
— Power-down: 44mW (max.)
DataistoggledinandoutofthedevicethroughtheuseoftheWrite(W)and
Read (R) pins.
• Asynchronous and simultaneous read and write
• Fully expandable in both word depth and width
• Pin and functionally compatible with IDT720X family
• Status Flags: Empty, Half-Full, Full
• Retransmit capability
• High-performance CMOS technology
• Military product compliant to MIL-STD-883, Class B
• Standard Military Drawing for #5962-88669 (IDT7203), 5962-89567
(IDT7203), and 5962-89568 (IDT7204) are listed on this function
The device's 9-bit width provides a bit for a control or parity at the user’s
option. ItalsofeaturesaRetransmit(RT)capabilitythatallowsthereadpointer
to be reset to its initial position when RT is pulsed LOW. A Half-Full Flag is
available inthe single device andwidthexpansionmodes.
These FIFOs are fabricatedusingIDT’s high-speedCMOStechnology.
Theyaredesignedforapplicationsrequiringasynchronousandsimultaneous
read/writesinmultiprocessing,ratebufferingandotherapplications.
Militarygradeproductismanufacturedincompliancewiththelatestrevision
of MIL-STD-883, Class B.
FUNCTIONAL BLOCK DIAGRAM
DATA INPUTS
)
8
0
(D -D
WRITE
CONTROL
W
RAM ARRAY
2,048 x 9
4,096 x 9
8,192 x 9
16,384 x 9
32,768 x 9
65,536 x 9
WRITE
POINTER
READ
POINTER
THREE-
STATE
BUFFERS
RS
DATA OUTPUTS
READ
CONTROL
)
8
(Q0-Q
RESET
LOGIC
R
FLAG
LOGIC
EF
FF
FL/RT
EXPANSION
LOGIC
XO/HF
XI
2661 drw01
IDTandtheIDTlogoaretrademarksofIntegratedDeviceTechnology,Inc.
COMMERCIAL,MILITARYANDINDUSTRIALTEMPERATURERANGES
APRIL 2006
1
© 2006 Integrated Device Technology, Inc. All rights reserved. Product subject to change without notice.
DSC-2661/15
IDT7203/7204/7205/7206/7207/7208CMOSASYNCHRONOUSFIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
PIN CONFIGURATIONS
INDEX
W
Vcc
1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
D8
D
4
2
3
4
5
D
3
29
D
5
D
2
D6
D7
NC
FL/RT
RS
EF
5
6
7
28
27
26
25
24
23
D
2
D1
D
6
D
0
D
1
D
7
8
9
10
11
12
13
XI
D
0
FL/RT
RS
EF
XO/HF
6
7
FF
XI
Q
0
FF
8
9
Q
1
XO/HF
Q
0
NC
Q2
Q
7
22
21
Q
1
Q7
10
11
12
13
14
Q
6
Q
2
Q
6
Q
3
Q
5
Q8
Q
4
2661 drw02b
GND
R
2661 drw02a
TOP VIEW
TOP VIEW
Reference
Identifier
Order
Code
Device
Availability
All devices
Reference
Identifier
Order
Code
Device
Availability
PackageType
PLASTIC DIP
PackageType
PLCC
P28-1
P28-2
D28-1
D28-3
SO28-3
P
J32-1
L32-1
J
All devices
PLASTIC THIN DIP
CERDIP
TP
D
AllexceptIDT7207/7208
All exceptIDT7208
(1)
LCC
L
All exceptIDT7208
THIN CERDIP
SOIC
TD
SO
OnlyforIDT7203/7204/7205
Only for IDT7204
NOTE:
1. This package is only available in the military temperature range.
RECOMMENDEDDCOPERATING
CONDITIONS
Symbol
Parameter
Min. Typ. Max. Unit
VCC
SupplyVoltage
4.5
5.0
5.5
V
Commercial/Industrial/Military
SupplyVoltage
ABSOLUTEMAXIMUMRATINGS
GND
0
0
0
V
V
Symbol
Rating
Com'l & Ind'l
Military
Unit
(1)
VIH
InputHighVoltage
Commercial/Industrial
2.0
—
—
VTERM
Terminal
–0.5to+7.0
–0.5to+7.0
V
Voltagewith
Respect to GND
(1)
VIH
InputHighVoltageMilitary
2.2
—
—
—
—
V
V
(2)
TSTG
IOUT
Storage
Temperature
–55to+125
–50to+50
–65to+155
–50to+50
°C
VIL
InputLowVoltage
Commercial/Industrial/Military
0.8
TA
TA
TA
OperatingTemperatureCommercial
OperatingTemperatureIndustrial
OperatingTemperatureMilitary
0
—
—
—
70
85
°C
°C
DCOutput
+Current
mA
–40
–55
NOTE:
125 °C
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
NOTES:
1. For RT/RS/XI input, VIH = 2.6V (commercial).
For RT/RS/XI input, VIH = 2.6V (military).
2. 1.5V undershoots are allowed for 10ns once per cycle.
2
APRIL 3, 2006
IDT7203/7204/7205/7206/7207/7208CMOSASYNCHRONOUSFIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
DCELECTRICALCHARACTERISTICS
(Commercial: VCC = 5V ± 10%, TA = 0°C to +70°C; Industrial: VCC = 5V ± 10%, TA = –40°C to +85°C; Military: VCC = 5V ± 10%, TA = –55°C to +125°C)
IDT7203(1)
IDT7203
IDT7204
IDT7204(1)
Commercial and Industrial
tA = 12, 15, 20, 25, 35, 50 ns
Military(3)
tA = 20, 30, 40 ns
Symbol
Parameter
InputLeakageCurrent(AnyInput)
OutputLeakageCurrent
Min.
Typ.
—
—
—
—
—
—
—
Max.
Min.
–1
Typ.
—
—
—
—
—
—
—
Max.
1
Unit
µA
µA
V
(6)
ILI
–1
–10
2.4
—
—
—
—
1
10
—
0.4
120
12
2
(7)
ILO
–10
2.4
—
10
VOH
Output Logic “1” Voltage IOH = –2mA
Output Logic “0” Voltage IOL = 8mA
Active Power Supply Current
StandbyCurrent(R=W=RS=FL/RT=VIH)
Power Down Current
—
0.4
150
25
VOL
V
(8,9,10)
ICC1
—
mA
mA
mA
(8,10,11)
ICC2
—
(8,10,12)
ICC3
—
4
IDT7205(2)
IDT7206(2,4)
IDT7207(2,4)
IDT7208(2,5)
IDT7205
IDT7206
IDT7207
Commercial and Industrial
tA = 12, 15, 20, 25, 35, 50 ns
Military
tA = 20, 30 ns
Symbol
Parameter
InputLeakageCurrent(AnyInput)
OutputLeakageCurrent
Min.
Typ.
—
—
—
—
—
—
—
Max.
Min.
–1
Typ.
—
—
—
—
—
—
—
Max.
1
Unit
µA
µA
V
(6)
ILI
–1
–10
2.4
—
—
—
—
1
10
—
0.4
120
12
8
(7)
ILO
–10
2.4
—
10
VOH
VOL
Output Logic “1” Voltage IOH = –2mA
Output Logic “0” Voltage IOL = 8mA
Active Power Supply Current
StandbyCurrent(RS=FL/RT=VIH)
Power Down Current
—
0.4
150
25
V
(8,9,10)
ICC1
—
mA
mA
mA
(8,10,11)
ICC2
—
(8,10,12)
ICC3
—
12
NOTES:
6. Measurements with 0.4 ≤ VIN ≤ VCC.
7. R ≥ VIH, 0.4 ≤ VOUT ≤ VCC.
1. Industrial temperature range product for 15ns and 25ns speed grades are available
as a standard device.
2. Industrial temperature range product for 25ns speed grade only is available as a standard
device. All other speed grades are available by special order.
3. Military temperature range product for the 40ns is only available for 7203.
4. Commercial temperature range product for the 12ns not available.
5. Commercial temperature range product for the 12ns, 15ns and 50ns not available.
8. Tested with outputs open (IOUT = 0).
9. R and W toggle at 20 MHz and data inputs switch at 10 MHz.
10. ICC measurements are made with outputs open.
11. All Inputs = VCC - 0.2V or GND + 0.2V, except R and W, which toggle at 20MHz.
12. All Inputs = VCC - 0.2V or GND + 0.2V, except R and W = VCC -0.2V.
5V
1.1KΩ
AC TEST CONDITIONS
InputPulseLevels
GND to 3.0V
5ns
InputRise/FallTimes
InputTimingReferenceLevels
OutputReferenceLevels
OutputLoad
1.5V
1.5V
D.U.T.
SeeFigure1
30pF*
680Ω
CAPACITANCE(1) (TA = +25°C, f = 1.0 MHz)
Symbol
Parameter
Condition
VIN = 0V
Max.
10
Unit
pF
2661 drw03
(1)
CIN
InputCapacitance
OutputCapacitance
or equivalent circuit
(1,2)
COUT
VOUT = 0V
10
pF
NOTES:
Figure 1. Output Load
*Includes jig and scope capacitances.
1. This parameter is sampled and not 100% tested.
2. With output deselected.
3
APRIL 3, 2006
IDT7203/7204/7205/7206/7207/7208CMOSASYNCHRONOUSFIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
ACELECTRICALCHARACTERISTICS(1)
(Commercial: VCC = 5V ± 10%, TA = 0°C to +70°C; Industrial: VCC = 5V ± 10%, TA = –40°C to +85°C; Military: VCC = 5V ± 10%, TA = –55°C to +125°C)
Commercial
IDT7203L12
IDT7204L12
IDT7205L12
Com'l & Ind'l
IDT7203L15(2)
IDT7204L15(2)
IDT7205L15
IDT7206L15
IDT7207L15
Com'l & Military
IDT7203L20
IDT7204L20
IDT7205L20
IDT7206L20
IDT7207L20
Commercial
IDT7208L20
Com'l & Ind'l
IDT7203L25(2)
IDT7204L25(2)
IDT7205L25(3)
IDT7206L25(3)
IDT7207L25(3)
IDT7208L25(3)
Symbol
fS
Parameters
ShiftFrequency
Min.
Max.
50
Min.
—
25
—
10
15
5
Max.
40
Min.
—
30
—
10
20
5
Max.
33.3
—
20
Min.
Max.
33.3
—
20
Min.
—
35
—
10
25
5
Max.
28.5
—
25
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
—
20
—
8
—
30
—
10
20
5
tRC
Read Cycle Time
AccessTime
—
12
—
15
tA
tRR
ReadRecoveryTime
ReadPulseWidth(4)
—
—
—
—
—
12
—
—
—
—
—
15
—
—
—
—
—
15
—
—
—
—
—
15
—
—
—
—
—
18
tRPW
tRLZ
tWLZ
tDV
12
3
(5)
Read LOW to Data Bus LOW
(5,6)
Write HIGH to Data Bus Low-Z
Data Valid from Read HIGH
3
5
5
5
5
5
5
5
5
5
(5)
tRHZ
tWC
Read HIGH to Data Bus High-Z
—
20
12
8
—
25
15
10
11
0
—
30
20
10
12
0
—
30
20
10
12
0
—
35
25
10
15
0
Write Cycle Time
—
—
—
—
—
—
—
—
—
—
—
—
—
12
—
—
—
—
—
—
—
—
—
—
—
—
—
25
—
—
—
—
—
—
—
—
—
—
—
—
—
30
—
—
—
—
—
—
—
—
—
—
—
—
—
30
—
—
—
—
—
—
—
—
—
—
—
—
—
35
tWPW
tWR
WritePulseWidth(4)
WriteRecoveryTime
DataSet-upTime
tDS
9
tDH
DataHoldTime
0
tRSC
tRS
Reset Cycle Time
20
12
12
8
25
15
15
10
25
15
15
10
—
—
—
—
—
15
—
—
—
—
15
—
—
15
10
10
30
20
20
10
30
20
20
10
—
—
—
—
—
20
—
—
—
—
20
—
—
20
10
10
30
20
20
10
30
20
20
10
—
—
—
—
—
20
—
—
—
—
20
—
—
20
10
10
35
25
25
10
35
25
25
10
—
—
—
—
—
25
—
—
—
—
25
—
—
25
10
10
ResetPulseWidth(4)
ResetSet-upTime(5)
ResetRecoveryTime
RetransmitCycleTime
tRSS
tRTR
tRTC
tRT
20
12
12
8
(4)
RetransmitPulseWidth
tRTS
tRTR
tEFL
RetransmitSet-upTime(5)
RetransmitRecoveryTime
Reset to EF LOW
—
—
—
—
—
12
—
—
—
—
12
—
—
12
8
tHFH,tFFH Reset to HF and FF HIGH
17
25
30
30
35
tRTF
tREF
tRFF
tRPE
tWEF
tWFF
tWHF
tRHF
tWPF
tXOL
tXOH
tXI
RetransmitLOWtoFlagsValid
20
25
30
30
35
Read LOW to EF LOW
12
15
20
20
25
Read HIGH to FF HIGH
Read Pulse Width after EF HIGH
Write HIGH to EF HIGH
Write LOW to FF LOW
Write LOW to HF Flag LOW
Read HIGH to HF Flag HIGH
Write Pulse Width after FF HIGH
Read/Write LOW to XO LOW
Read/Write HIGH to XO HIGH
XI Pulse Width(4)
14
15
20
20
25
—
12
—
15
—
20
—
20
—
25
14
15
20
20
25
17
25
30
30
35
17
25
30
30
35
—
12
—
15
—
20
—
20
—
25
12
15
20
20
25
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
tXIR
XI Recovery Time
XISet-upTime
tXIS
8
NOTES:
1. Timings referenced as in AC Test Conditions.
2. Industrial temperature range product for 15ns and 25ns speed grades are available as a standard device.
3. Industrial temperature range product for 25ns speed grade only is available as a standard device. All other speed grades are available by special order.
4. Pulse widths less than minimum are not allowed.
5. Values guaranteed by design, not currently tested.
6. Only applies to read data flow-through mode.
4
APRIL 3, 2006
IDT7203/7204/7205/7206/7207/7208CMOSASYNCHRONOUSFIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
ACELECTRICALCHARACTERISTICS(1) (CONTINUED)
(Commercial: VCC = 5V ± 10%, TA = 0°C to +70°C; Industrial: VCC = 5V ± 10%, TA = –40°C to +85°C; Military: VCC = 5V ± 10%, TA = –55°C to +125°C)
Military
Commercial
IDT7203L35
IDT7204L35
IDT7205L35
IDT7206L35
IDT7207L35
IDT7208L35
Military
IDT7203L40
Commercial
IDT7203L50
IDT7204L50
IDT7205L50
IDT7206L50
IDT7207L50
IDT7203L30
IDT7204L30
IDT7205L30
IDT7206L30
IDT7207L30
Symbol
fS
Parameters
Min.
Max.
Min.
Max.
Min.
Max.
20
Min.
Max.
15
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ShiftFrequency
Read Cycle Time
AccessTime
—
40
—
10
30
5
25
—
30
—
—
—
—
—
20
—
—
—
—
—
—
—
—
—
—
—
—
—
40
40
40
30
30
—
30
30
40
40
—
30
30
—
—
—
—
45
—
10
35
5
22.22
—
35
—
50
—
10
40
5
—
65
—
15
50
10
15
5
tRC
—
40
—
50
tA
tRR
ReadRecoveryTime
ReadPulseWidth(2)
—
—
—
—
—
20
—
—
—
—
—
25
—
—
—
—
—
30
tRPW
tRLZ
tWLZ
tDV
(3)
Read LOW to Data Bus LOW
(3,4)
Write HIGH to Data Bus Low-Z
Data Valid from Read HIGH
5
10
5
10
5
5
(3)
tRHZ
tWC
Read HIGH to Data Bus High-Z
Write Cycle Time
WritePulseWidth(2)
WriteRecoveryTime
DataSet-upTime
—
40
30
10
18
0
—
45
35
10
18
0
—
50
40
10
20
0
—
65
50
15
30
5
—
—
—
—
—
—
—
—
—
—
—
—
—
45
—
—
—
—
—
—
—
—
—
—
—
—
—
50
—
—
—
—
—
—
—
—
—
—
—
—
—
65
tWPW
tWR
tDS
tDH
DataHoldTime
tRSC
tRS
Reset Cycle Time
40
30
30
10
40
30
30
10
—
—
—
—
—
30
—
—
—
—
30
—
—
30
10
10
45
35
35
10
45
35
35
10
—
—
—
—
—
35
—
—
—
—
35
—
—
35
10
15
50
40
40
10
50
40
40
10
—
—
—
—
—
40
—
—
—
—
40
—
—
40
10
15
65
50
50
15
65
50
50
15
—
—
—
—
—
50
—
—
—
—
50
—
—
50
10
15
ResetPulseWidth(2)
ResetSet-upTime(3)
ResetRecoveryTime
RetransmitCycleTime
tRSS
tRTR
tRTC
tRT
(2)
RetransmitPulseWidth
tRTS
tRTR
tEFL
RetransmitSet-upTime(3)
RetransmitRecoveryTime
Reset to EF LOW
tHFH,tFFH Reset to HF and FF HIGH
45
50
65
tRTF
tREF
tRFF
tRPE
tWEF
tWFF
tWHF
tRHF
tWPF
tXOL
tXOH
tXI
RetransmitLOWtoFlagsValid
45
50
65
Read LOW to EF LOW
30
35
45
Read HIGH to FF HIGH
Read Pulse Width after EF HIGH
Write HIGH to EF HIGH
Write LOW to FF LOW
Write LOW to HF Flag LOW
Read HIGH to HF Flag HIGH
Write Pulse Width after FF HIGH
Read/Write LOW to XO LOW
Read/Write HIGH to XO HIGH
XI Pulse Width(2)
30
35
45
—
30
—
35
—
45
30
35
45
45
50
65
45
50
65
—
35
—
40
—
50
35
40
50
—
—
—
—
—
—
—
—
—
tXIR
XI Recovery Time
XISet-upTime
tXIS
NOTES:
1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.
5
APRIL 3, 2006
IDT7203/7204/7205/7206/7207/7208CMOSASYNCHRONOUSFIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
loaded(seeOperatingModes).TheSingleDeviceModeisinitiatedbygrounding
the Expansion In (XI).
SIGNALDESCRIPTIONS
INPUTS:
TheIDT7203/7204/7205/7206/7207/7208canbemadetoretransmitdata
when the Retransmit Enable Control (RT) input is pulsed LOW. A retransmit
operationwillsettheinternalreadpointertothefirstlocationandwillnotaffectthe
writepointer. ThestatusoftheFlagswillchangedependingontherelativelocations
ofthereadandwritepointers.ReadEnable(R)andWriteEnable(W)mustbe
intheHIGHstateduringretransmit. Thisfeatureisusefulwhenlessthan2,048/
4,096/8,192/16,384/32,768/65,536writesareperformedbetweenresets. The
retransmitfeatureisnotcompatiblewiththeDepthExpansionMode.
DATA IN (D0–D8) — Data inputs for 9-bit wide data.
CONTROLS:
RESET(RS )—Resetis accomplishedwhenevertheReset(RS)inputis
takentoaLOWstate. Duringreset,bothinternalreadandwritepointersareset
tothefirstlocation.Aresetisrequiredafterpower-upbeforeawriteoperationcan
take place. Both the Read Enable (R) and Write Enable (W) inputs must
beintheHIGHstateduringthewindowshowninFigure2(i.e.tRSSbefore
the rising edge of RS) and should not change until tRSR after the rising
edge of RS.
EXPANSIONIN(XI)—Thisinputisadual-purposepin. ExpansionIn(XI)
isgroundedtoindicateanoperationinthesingledevicemode. ExpansionIn(XI)
isconnectedtoExpansionOut(XO)ofthepreviousdeviceintheDepthExpansion
or Daisy-Chain Mode.
OUTPUTS:
WRITEENABLE(W)—Awritecycleisinitiatedonthefallingedgeofthis
inputiftheFullFlag(FF)isnotset.Dataset-upandholdtimesmustbeadhered-
to,withrespecttotherisingedgeoftheWriteEnable(W).DataisstoredintheRAM
array sequentially and independently of any on-going read operation.
Afterhalfofthememoryisfilled,andatthefallingedgeofthenextwriteoperation,
theHalf-FullFlag(HF)willbesettoLOW,andwillremainsetuntilthedifference
betweenthewritepointerandreadpointerisless-thanorequaltoone-halfofthe
totalmemoryofthedevice.TheHalf-FullFlag(HF)isthenresetbytherisingedge
ofthereadoperation.
FULLFLAG(FF)—TheFullFlag(FF)willgoLOW,inhibitingfurtherwrite
operations,whenthedeviceisfull. IfthereadpointerisnotmovedafterReset(RS),
theFullFlag(FF)willgoLOWafter2,048/4,096/8,192/16,384/32,768/65,536
writes.
EMPTYFLAG(EF)—TheEmptyFlag(EF)willgoLOW,inhibitingfurther
readoperations,whenthereadpointerisequaltothewritepointer,indicatingthat
thedeviceisempty.
Topreventdataoverflow,theFullFlag(FF)willgoLOWonthefallingedge
ofthelastwritesignal,whichinhibitsfurtherwriteoperations. Uponthecompletion
of a valid read operation, the Full Flag (FF) will go HIGH after tRFF, allowing a
newvalidwritetobegin.WhentheFIFOisfull,theinternalwritepointerisblocked
fromW,soexternalchangesinWwillnotaffecttheFIFOwhenitisfull.
EXPANSIONOUT/HALF-FULLFLAG(XO/HF)—Thisisadual-purpose
output. Inthesingledevicemode,whenExpansionIn(XI)isgrounded,thisoutput
actsasanindicationofahalf-fullmemory.
Afterhalfofthememoryisfilled,andatthefallingedgeofthenextwriteoperation,
theHalf-FullFlag(HF)willbesettoLOWandwillremainsetuntilthedifference
betweenthewritepointerandreadpointerislessthanorequaltoonehalfofthe
totalmemoryofthedevice. TheHalf-FullFlag(HF)isthenresetbytherisingedge
ofthereadoperation.
IntheDepthExpansionMode,ExpansionIn(XI)isconnectedtoExpansion
Out(XO)ofthepreviousdevice. Thisoutputactsasasignaltothenextdevice
intheDaisyChainbyprovidingapulsetothenextdevicewhenthepreviousdevice
reachesthelastlocationofmemory. TherewillbeanXOpulsewhentheWrite
pointerreachesthelastlocationofmemory,andanadditionalXOpulsewhenthe
Readpointerreachesthelastlocationofmemory.
READENABLE(R)—A readcycleisinitiatedonthefallingedgeoftheRead
Enable (R), provided the Empty Flag (EF) is not set. The data is accessed on
aFirst-In/First-Outbasis,independentofanyongoingwriteoperations. AfterRead
Enable(R)goes HIGH, theDataOutputs (Q0 throughQ8)willreturntoahigh-
impedanceconditionuntilthenextReadoperation. Whenallthedatahasbeen
readfromtheFIFO, theEmptyFlag(EF)willgoLOW, allowingthe“final”read
cyclebutinhibitingfurtherreadoperations,withthedataoutputsremaininginahigh-
impedancestate.Onceavalidwriteoperationhasbeenaccomplished,theEmpty
Flag (EF) will go HIGH after tWEF and a valid Read can then begin. When the
FIFOisempty,theinternalreadpointerisblockedfromRsoexternalchangeswill
notaffecttheFIFOwhenitisempty.
DATA OUTPUTS (Q0-Q8) — Q0-Q8 are data outputs for 9-bit wide data.
Theseoutputsareinahigh-impedanceconditionwheneverRead(R)isinaHIGH
state.
FIRSTLOAD/RETRANSMIT( FL/RT )—This is adual-purposeinput. In
theDepthExpansionMode,thispinisgroundedtoindicatethatitisthefirstdevice
6
APRIL 3, 2006
IDT7203/7204/7205/7206/7207/7208CMOSASYNCHRONOUSFIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
tRSC
tRS
RS
tRSS
tRSR
W
tRSS
R
tEFL
EF
tHFH, tFFH
HF, FF
2661 drw04
NOTE:
1. W and R = VIH around the rising edge of RS.
Figure 2. Reset
tRC
tRPW
tRR
tA
tA
R
t
DV
tRHZ
tRLZ
Q0-Q8
OUT
OUT
DATA
VALID
DATA
VALID
tWC
tWR
tWPW
W
tDS
tDH
D0-D8
IN
IN
DATA VALID
DATA
VALID
2661 drw05
Figure 3. Asynchronous Write and Read Operation
IGNORED
WRITE
LAST WRITE
FIRST READ
R
W
t
RFF
t
WFF
FF
2661 drw06
Figure 4. Full Flag Timing From Last Write to First Read
7
APRIL 3, 2006
IDT7203/7204/7205/7206/7207/7208CMOSASYNCHRONOUSFIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
IGNORED
READ
LAST READ
FIRST WRITE
W
R
tWEF
tREF
tA
EF
OUT
VALID
Figure 5. Empty Flag Timing From Last Read to First Write
DATA
2661 drw07
t
RTC
tRT
RT
t
RTS
tRTR
W,R
t
RTF
FLAG VALID
HF, EF, FF
2661 drw08
NOTE:
1. EF, FF and HF may change status during Retransmit, but flags will be valid at tRTC.
Figure 6. Retransmit
W
tWEF
EF
R
tRPE
2661 drw09
Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse.
R
t
RFF
FF
W
tWPF
2661 drw10
Figure 8. Minimum Timing for a Full Flag Coincident Write Pulse.
8
APRIL 3, 2006
IDT7203/7204/7205/7206/7207/7208CMOSASYNCHRONOUSFIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
W
R
tWHF
tRHF
HALF-FULL OR LESS
HF
HALF-FULL OR LESS
MORE THAN HALF-FULL
2661 drw11
Figure 9. Half-Full Flag Timing
WRITE TO
LAST PHYSICAL
LOCATION
W
R
READ FROM
LAST PHYSICAL
LOCATION
tXOL
tXOH
tXOL
tXOH
XO
2661 drw12
Figure 10. Expansion Out
tXI
tXIR
XI
tXIS
WRITE TO
FIRST PHYSICAL
LOCATION
W
R
tXIS
READ FROM
FIRST PHYSICAL
LOCATION
2661 drw13
Figure 11. Expansion In
7204/7205/7206/7207/7208s. ThesedevicesoperateintheDepthExpansion
modewhenthefollowingconditionsaremet:
OPERATINGMODES:
Care must be taken to assure that the appropriate flag is monitored by
eachsystem(i.e.FFismonitoredonthedevicewhereWisused;EFismonitored
onthedevicewhereRisused).ForadditionalinformationontheIDT7203/7204/
7205/7206/7207, refer to Tech Note 8: Operating FIFOs on Full and Empty
Boundary Conditions and Tech Note 6: Designing with FIFOs.
Single Device Mode
1. ThefirstdevicemustbedesignatedbygroundingtheFirstLoad(FL)control
input.
2. Allotherdevices musthave FLinthe HIGHstate.
3. TheExpansionOut(XO)pinofeachdevicemustbetiedtotheExpansion
In (XI) pin of the next device. See Figure 14.
4. ExternallogicisneededtogenerateacompositeFullFlag(FF)andEmpty
Flag(EF). This requires theORingofallEFs andORingofallFFs (i.e.all
mustbesettogeneratethecorrectcomposite FForEF). SeeFigure14.
5. TheRetransmit(RT)functionandHalf-FullFlag(HF)arenotavailablein
theDepthExpansionMode.
A single IDT7203/7204/7205/7206/7207/7208 may be used when the
applicationrequirementsarefor2,048/4,096/8,192/16,384/32,768/65,536words
or less. These FIFOs are in a Single Device Configuration when the Expansion
In (XI) control input is grounded (see Figure 12).
Depth Expansion
These FIFOs can easily be adapted to applications when the require-
mentsareforgreaterthan2,048/4,096/8,192/16,384/32,768/65,536words.
Figure14demonstratesDepthExpansionusingthreeIDT7203/7204/7205/
7206/7207/7208s. AnydepthcanbeattainedbyaddingadditionalIDT7203/
For additional information on the IDT7203/7204/7205/7206/7207, refer to
Tech Note 9: Cascading FIFOs or FIFO Modules.
9
APRIL 3, 2006
IDT7203/7204/7205/7206/7207/7208CMOSASYNCHRONOUSFIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
FIFOpermitsareadingofasinglewordafterwritingonewordofdataintoan
emptyFIFO. The data is enabledonthe bus in(tWEF + tA)ns afterthe rising
edgeofW,calledthefirstwriteedge,anditremainsonthebusuntiltheRline
is raisedfromLOW-to-HIGH,afterwhichthebus wouldgointoathree-state
mode after tRHZ ns. The EF line would have a pulse showing temporary
deassertionandthenwouldbeasserted.
Inthewriteflow-throughmode(Figure18),theFIFOpermitsthewritingof
asinglewordofdataimmediatelyafterreadingonewordofdatafromafullFIFO.
TheRlinecausestheFFtobedeassertedbuttheWlinebeingLOWcauses
ittobeassertedagaininanticipationofanewdataword.Ontherisingedgeof
W, the newwordis loadedinthe FIFO. The Wline mustbe toggledwhenFF
isnotassertedtowritenewdataintheFIFOandtoincrementthewritepointer.
USAGEMODES:
Width Expansion
Wordwidthmaybeincreasedsimplybyconnectingthecorrespondinginput
controlsignalsofmultipledevices. Statusflags(EF,FFandHF)canbedetected
fromanyonedevice. Figure13demonstratesan18-bitwordwidthbyusing
twoIDT7203/7204/7205/7206/7207/7208s. Anywordwidthcanbeattained
by adding additional IDT7203/7204/7205/7206/7207/7208s (Figure 13).
Bidirectional Operation
Applications which require data buffering between two systems (each
system capable of Read and Write operations) can be achieved by pairing
IDT7203/7204/7205/7206/7207/7208s as shown in Figure 16. Both Depth
ExpansionandWidthExpansionmaybeusedinthis mode.
Compound Expansion
Thetwoexpansiontechniquesdescribedabovecanbeappliedtogether
in a straightforward manner to achieve large FIFO arrays (see Figure 15).
Data Flow-Through
Twotypesofflow-throughmodesarepermitted,areadflow-throughand
write flow-through mode. For the read flow-through mode (Figure 17), the
(HALF-FULL FLAG)
WRITE (W)
(HF)
READ (R)
9
IDT
7203
7204
7205
7206
7207
7208
9
DATA IN (D)
FULL FLAG (FF)
RESET (RS)
DATA OUT (Q)
EMPTY FLAG (EF)
RETRANSMIT (RT)
2661 drw14
EXPANSION IN (XI)
Figure 12. Block Diagram of 2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9, 65,536 x 9 FIFO Used in Single Device Mode
HF
HF
18
9
9
DATA IN (D)
IDT
WRITE (W)
IDT
READ (R)
7203
7204
7205
7206
7207
7208
7203
7204
7205
7206
7207
7208
FULL FLAG (FF)
RESET (RS)
EMPTY FLAG (EF)
RETRANSMIT (RT)
9
9
XI
XI
18
OUT (Q)
DATA
NOTE:
2661 drw15
1. Flag detection is accomplished by monitoring the FF, EF and HF signals on either (any) device used in the width expansion configuration.
Do not connect any output signals together.
Figure 13. Block Diagram of 2,048 x 18, 4,096 x 18, 8,192 x 18, 16,384 x 18, 32,768 x 18, 65,536 x 18 FIFO Memory Used in Width Expansion Mode
10
APRIL 3, 2006
IDT7203/7204/7205/7206/7207/7208CMOSASYNCHRONOUSFIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
TRUTHTABLES
TABLE 1 – RESET AND RETRANSMIT
SINGLEDEVICECONFIGURATION/WIDTHEXPANSIONMODE
Inputs
InternalStatus
Write Pointer
Outputs
Mode
RS
FL/RT
XI
Read Pointer
EF
FF
HF
Reset
0
1
1
X
0
0
0
0
LocationZero
LocationZero
LocationZero
Unchanged
Increment(1)
0
1
1
Retransmit
Read/Write
NOTE:
X
X
X
X
X
X
(1)
1
Increment
1. Pointer will Increment if flag is HIGH.
TABLE 2 – RESET AND FIRST LOAD
DEPTHEXPANSION/COMPOUNDEXPANSIONMODE
Inputs
InternalStatus
Outputs
Mode
RS
FL/RT
XI
Read Pointer
Write Pointer
EF
FF
ResetFirstDevice
Reset All Other Devices
Read/Write
0
0
1
0
1
(1)
(1)
(1)
LocationZero
LocationZero
X
LocationZero
LocationZero
X
0
0
1
1
X
X
X
NOTES:
1. XI is connected to XO of previous device. See Figure 14.
2. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half-Full Flag Output
XO
IDT
7203
R
W
FF
EF
FL
7204
7205
7206
7207
7208
Q
D
9
9
9
V
CC
XI
XO
IDT
FF
EF
FL
7203
7204
7205
7206
7207
7208
EMPTY
FULL
9
XI
XO
IDT
FF
EF
7203
7204
7205
7206
7207
7208
9
RS
FL
XI
2661 drw16
Figure 14. Block Diagram of 6,144 x 9, 12,288 x 9, 24,576 x 9, 49,152 x 9, 98,304 x 9, 196,608 x 9 FIFO Memory (Depth Expansion)
11
APRIL 3, 2006
IDT7203/7204/7205/7206/7207/7208CMOSASYNCHRONOUSFIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
Q(N-8)-Q
N
Q9-Q17
Q0-Q8
Q9-Q17
Q0-Q8
Q(N-8)-Q
N
IDT7203
IDT7204
IDT7205
IDT7206
IDT7207
IDT7208
DEPTH
IDT7203
IDT7204
IDT7205
IDT7206
IDT7207
IDT7208
DEPTH
IDT7203
IDT7204
IDT7205
IDT7206
IDT7207
IDT7208
DEPTH
R, W, RS
EXPANSION
BLOCK
EXPANSION
BLOCK
EXPANSION
BLOCK
D0-D8
D9-D17
D(N-8)-DN
D0-DN
2661 drw17
D9-DN
D18-D
N
D(N-8)-DN
NOTES:
1. For depth expansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13..
Figure 15. Compound FIFO Expansion
IDT
RB
EFB
HFB
WA
7203
7204
7205
FFA
7206
7207
7208
QB 0-8
DA 0-8
SYSTEM A
SYSTEM B
QA 0-8
DB 0-8
IDT
7203
7204
7205
7206
7207
7208
RA
HFA
EFA
WB
2661 drw18
FFB
Figure 16. Bidirectional FIFO Operation
12
APRIL 3, 2006
IDT7203/7204/7205/7206/7207/7208CMOSASYNCHRONOUSFIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
IN
DATA
W
R
tRPE
EF
tWEF
t
REF
tWLZ
tA
DATA OUT
DATA OUT VALID
2661 drw19
Figure 17. Read Data Flow-Through Mode
R
W
tWPF
t
RFF
FF
tDH
t
WFF
DATA IN
DATA IN VALID
tA
tDS
DATA OUT
DATA OUT VALID
2661 drw20
Figure 18. Write Data Flow-Through Mode
13
APRIL 3, 2006
ORDERING INFORMATION
XXXX
X
XX
X
X
X
IDT
Device Type Power
Speed
Package
Process/
Temperature
Range
Blank
Commercial (0°C to +70°C)
Industrial (−40° to +85°C)
I(1)
B
Military (−55°C to +125°C)
Compliant to MIL-STD-883, Class B
G(4)
Green
P(5)
TP
D
TD
J
L(2)
SO
Plastic DIP
Plastic Thin DIP
CERDIP
Thin CERDIP
Plastic Leaded Chip Carrier PLCC J32-1
P28-1
P28-2
D28-1
D28-3
(all except 7207/7208)
(all except 7208)
(only for 7203/7204/7205)
Leadless Chip Carrier
Small Outline IC
LCC
L32-1
(all except 7208)
SOIC SO28-3 (only 7204)
12
Commercial 7203/04/05 Only
15
Commercial and (Industrial only 7203/04)
Commercial and Military
Commercial and Industrial
Military Only
Commercial Only
Military 7203 Only
20(3)
25(3)
30
Access Time (t
Speed in
A)
35(3)
40
Nanoseconds
50
Commercial Only
Low Power
L
7203 ⎯ 2,048 x9 FIFO
7204 ⎯ 4,096 x 9 FIFO
7205 ⎯ 8,192 x 9 FIFO
7206 ⎯ 16,384 x 9 FIFO
7207
7208(
⎯
32,768 x 9 FIFO
65,536 x 9 FIFO
3)
2661 drw21
NOTES:
1. Industrial temperature range product for 15ns and 25ns speed grades are available as a standard device for IDT7203/7204, and 25ns speed grade only is available as a
standard device for IDT7205/7206/7207/7208. All other speed grades are available by special order.
2. The LCC is only available in the military temperature range.
3. The IDT7208 is only available in commercial speed grades of 20, 25 and 35 ns.
4. Green parts are available. For specific speeds and packages contact your local sales office.
5. For "P", Plastic Dip, when ordering green package, the suffix is "PDG".
DATASHEETHISTORY
05/10/2001
05/30/2001
04/03/2006
pgs. 2, 3, 4, 5, 11 and 14.
pg. 2.
pgs. 1 and 14.
CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138
for SALES:
for Tech Support:
408-360-1753
email:FIFOhelp@idt.com
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com
14
IDT7208L30DG 相关器件
型号 | 制造商 | 描述 | 价格 | 文档 |
IDT7208L30DGI | IDT | CMOS ASYNCHRONOUS FIFO | 获取价格 | |
IDT7208L30JG | IDT | CMOS ASYNCHRONOUS FIFO | 获取价格 | |
IDT7208L30JGI | IDT | CMOS ASYNCHRONOUS FIFO | 获取价格 | |
IDT7208L30LG | IDT | CMOS ASYNCHRONOUS FIFO | 获取价格 | |
IDT7208L30PDG | IDT | FIFO, 64KX9, 30ns, Asynchronous, CMOS, PDIP28, GREEN, PLASTIC, DIP-28 | 获取价格 | |
IDT7208L30PG | IDT | CMOS ASYNCHRONOUS FIFO | 获取价格 | |
IDT7208L30PGI | IDT | CMOS ASYNCHRONOUS FIFO | 获取价格 | |
IDT7208L30SOG | IDT | CMOS ASYNCHRONOUS FIFO | 获取价格 | |
IDT7208L30TDG | IDT | CMOS ASYNCHRONOUS FIFO | 获取价格 | |
IDT7208L30TDGI | IDT | CMOS ASYNCHRONOUS FIFO | 获取价格 |
IDT7208L30DG 相关文章
- 2024-09-20
- 6
- 2024-09-20
- 9
- 2024-09-20
- 8
- 2024-09-20
- 6