IDT72V90823J8 [IDT]
Digital Time Switch, PQCC84, 1.150 X 1.150 INCH, 0.050 INCH PITCH, PLASTIC, LCC-84;
| 型号： | IDT72V90823J8 |
| 厂家： | 
INTEGRATED DEVICE TECHNOLOGY |
| 描述： | Digital Time Switch, PQCC84, 1.150 X 1.150 INCH, 0.050 INCH PITCH, PLASTIC, LCC-84 |
| 文件： | 总27页 (文件大小：180K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
3.3 VOLT TIME SLOT INTERCHANGE
DIGITAL SWITCH
2,048 x 2,048
IDT72V90823
(PQFP) and 100-pin Thin Quad Flatpack (TQFP)
3.3V Power Supply
Operating Temperature Range -40°C to +85°C
FEATURES:
•
•
•
•
•
•
•
•
•
•
•
•
•
•
2,048 x 2,048 channel non-blocking switching at 8.192 Mb/s
Per-channel variable or constant throughput delay
Automatic identification of ST-BUS®/GCI interfaces
Accept streams of 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s
Automatic frame offset delay measurement
Per-stream frame delay offset programming
Per-channel high impedance output control
Per-channel Processor Mode
Control interface compatible to Intel/Motorola CPUs
Connection memory block programming
IEEE-1149.1 (JTAG) Test Port
Available in 84-pin Plastic Leaded Chip Carrier (PLCC),
100-pin Ball Grid Array (BGA), 100-pin Plastic Quad Flatpack
DESCRIPTION:
The IDT72V90823 is a non-blocking digital switch that has a capacity of
2,048x2,048channelsataserialbitrateof8.192Mb/s,1,024x1,024channels
at4.096Mb/sand512x512channelsat2.048Mb/s.Someofthemainfeatures
are:programmablestreamandchannelcontrol,ProcessorMode,inputoffset
delayandhigh-impedanceoutputcontrol.
Per-streaminputdelaycontrolis providedformanaginglarge multi-chip
switchesthattransportbothvoicechannelandconcatenateddatachannels.In
addition,inputstreamscanbeindividuallycalibratedforinputframeoffset.
FUNCTIONALBLOCKDIAGRAM
RESET
TRST
VCC GND
TMS
TDI
TDO TCK
IC
ODE
Test Port
Loopback
RX0
TX0
TX1
RX1
RX2
RX3
TX2
TX3
RX4
TX4
Receive
Serial Data
Streams
RX5
RX6
Transmit
Serial Data
Streams
TX5
TX6
Output
MUX
RX7
Data Memory
TX7
RX8
TX8
RX9
TX9
RX10
RX11
RX12
RX13
RX14
RX15
TX10
TX11
TX12
TX13
TX14
TX15
Connection
Memory
Internal
Registers
Timing Unit
Microprocessor Interface
DS/
RD
F0i
DTA
D8-D15/
CLK
FE/
HCLK
WFPS
AS/ IM
ALE
R/W/ A0-A7
WR
CCO
CS
AD0-AD7
5712 drw01
DECEMBER 2002
IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc. TheST-BUSisatrademarkofMitelCorp.
1
2002 Integrated Device Technology, Inc. All rights reserves. Product specifications subject to change without notice.
DSC-5712/4
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
PINCONFIGURATIONS
A1 BALL PAD CORNER
A
RX0 TX13 TX11 TX10 TX8
TX7 TX4 TX3 TX0 CCO
B
C
D
E
F
RX2 RX1 TX14 TX12 TX9 TX6 TX5 TX2 ODE D14
RX5 RX4 RX3 TX15 VCC VCC DNC TX1 D15 D12
DTA
RX7 RX8 RX6 VCC GND GND VCC
D13
D11
D9
RX10 RX9 VCC GND GND GND GND VCC D10
RX11 RX12 VCC GND
VCC
GND GND GND
AD7
D8
G
H
J
RX13 RX15 CLK VCC
GND GND VCC AD4 AD6 AD5
FE/
HCLK
RESET
CS
RX14
TCK
VCC VCC
AD1 AD2 AD3
IM
AD0
FOI
TRST
TDI
A0
A4
A7
A1
R/W/RW
K
TMS TDO
IC WFPS
A2
A3
A5
A6 DS/RD AS/ALE
1
2
3
4
5
6
7
8
9
10
5712 drw02
BGA: 1mm pitch, 11mm x 11mm (BC100-1, order code: BC)
TOP VIEW
INDEX
7
8
6
5
4
3
2
84 83 82 81 80 79 78 77 76 75
11 10 9
1
RX0
RX1
CCO
74
73
72
71
70
69
68
67
66
65
12
DTA
D15
D14
D13
D12
D11
D10
D9
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
RX2
RX3
RX4
RX5
RX6
RX7
RX8
RX9
D8
RX10
RX11
RX12
RX13
RX14
RX15
F0i
GND
VCC
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
GND
64
63
62
61
60
59
58
57
56
FE/HCLK
GND
CLK
55
54
VCC
33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53
5712 drw03
NOTES:
PLCC: 0.05in. pitch, 1.15in. x 1.15in. (PL84-1, order code: J)
TOP VIEW
1. DNC - Do Not Connect
2. IC - Internal Connection, tie to GROUND for normal operation.
3. All I/O pins are 5V tolerant except for TMS, TDI and TRST.
2
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
PINCONFIGURATIONS(CONTINUED)
76
77
78
79
80
81
82
83
84
DNC
DNC
RX0
RX1
RX2
RX3
RX4
RX5
RX6
RX7
RX8
RX9
RX10
RX11
RX12
RX13
RX14
RX15
F0i
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
DNC
DNC
CCO
DTA
D15
D14
D13
D12
D11
D10
D9
85
86
87
88
89
90
91
92
93
94
95
D8
GND
VCC
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
GND
DNC
DNC
FE/HCLK
GND
96
97
98
99
100
CLK
VCC
DNC
DNC
5712 drw04
INDEX
TQFP: 0.50mm pitch, 14mm x 14mm (PN100-1, order code: PF)
TOP VIEW
50
49
48
RX0
RX1
DTA
81
82
83
84
D15
D14
D13
RX2
RX3
47
46
45
44
43
42
RX4
D12
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
RX5
D11
D10
D9
RX6
RX7
RX8
D8
RX9
41
40
39
38
37
36
35
34
33
32
31
GND
VCC
RX10
RX11
RX12
RX13
RX14
RX15
FOi
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
GND
FE/HCLK
GND
CLK
INDEX
5712 drw05
PQFP: 0.65mm pitch, 14mm x 20mm (PQ100-2, order code: PQF)
TOP VIEW
3
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
PINDESCRIPTION
SYMBOL
GND
NAME
Ground.
I/O
DESCRIPTION
Ground Rail.
Vcc
Vcc
+3.3 Volt Power Supply.
TX0-15(1)
TX Output 0 to 15
(Three-state Outputs)
O
I
Serial data output stream. These streams may have data rates of 2.048, 4.096 or 8.192 Mb/s, depending upon
the value programmed at bits DR0-1 in the IMS register.
RX0-15(1)
RX Input 0 to 15
Serial data input stream. These streams may have data rates of 2.048, 4.096 or 8.192 Mb/s, depending upon
the value programmed at bits DR0-1 in the IMS register.
(1)
F0i
Frame Pulse
I
WhentheWFPSpinisLOW,thisinputacceptsandautomaticallyidentifiesframesynchronizationsignalsformatted
according to ST-BUS® and GCI specifications. When the WFPS pin is HIGH, this pin accepts a negative frame
pulse which conforms to WFPS formats.
(1)
FE/HCLK Frame Evaluation/
I
I
When the WFPS pin is LOW, this pin is the frame measurement input. When the WFPS pin is HIGH, the HCLK
(4.096 MHz clock) is required for frame alignment in the wide frame pulse (WFP) mode.
HCLK Clock
(1)
CLK
TMS
TDI
Clock
Serial clock for shifting data in/out on the serial streams (RX/TX 0-15). Depending upon the value programmed
at bits DR0-1 in the IMS register, this input accepts a 4.096, 8.192 or 16.384 MHz clock.
Test Mode Select
Test Serial Data In
Test Serial Data Out
I
JTAG signal that controls the state transitions of the TAP controller. This pin is pulled HIGH by an internal pull-
up when not driven.
I
JTAG serial test instructions and data are shifted in on this pin. This pin is pulled HIGH by an internal pull-up
when not driven.
TDO
O
JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high-impedance state when
JTAG scan is not enabled.
(1)
TCK
Test Clock
Test Reset
I
I
Provides the clock to the JTAG test logic.
TRST
Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-reset state. This pin is pulled
by an internal pull-up when not driven. This pin should be pulsed LOW on power-up, or held LOW, to ensure
that the IDT72V90823 is in the normal functional mode.
IC(1)
Internal Connection
I
I
ConnecttoGNDfornormaloperation. ThispinmustbelowfortheIDT72V90823tofunctionnormallyandtocomply
with IEEE 1114 (JTAG) boundary scan requirements.
(1)
RESET
Device Reset
(Schmitt Trigger Input)
This input (active LOW) puts the IDT72V90823 in its reset state that clears the device internal counters, registers
and brings TX0-15 and microport data outputs to a high-impedance state. The time constant for a power up
reset circuit must be a minimum of five times the rise time of the power supply. In normal operation, the RESET
pin must be held LOW for a minimum of 100ns to reset the device.
WFPS(1)
A0-7(1)
Wide Frame
Pulse Select
I
I
I
When 1, enables the wide frame pulse (WFP) Frame Alignment interface. When 0, the device operates in
ST-BUS®/GCI mode.
Address 0-7
When non-multiplexed CPU bus operation is selected, these lines provide the A0-A7 address lines to the internal
memories.
(1)
DS/RD
Data Strobe/Read
For Motorola multiplexed bus operation, this input is DS. This active HIGH DS input works in conjunction with CS
to enable the read and write operations. For Motorola non-multiplexed CPU bus operation, this input is DS. This
active LOW input works in conjunction with CS to enable the read and write operations. For Intel multiplexed bus
operation, this input is RD. This active LOW input sets the data bus lines (AD0-7, D8-15) as outputs.
In the cases of Motorola non-multiplexed and multiplexed bus operations, this input is R/W. This input controls
the direction of the data bus lines (AD0-7, D8-15) during a microprocessor access. For Intel multiplexed bus
operation, this input is WR. This active LOW input is used with RD to control the data bus (AD0-7) lines as inputs.
(1)
R/W / WR Read/Write / Write
I
(1)
CS
Chip Select
I
I
Active LOW input used by a microprocessor to activate the microprocessor port of IDT72V90823.
AS/ALE(1)
Address Strobe or
Latch Enable
This input is used if multiplexed bus operation is selected via the IM input pin. For Motorola non-multiplexed
bus operation, connect this pin to ground.
NOTE:
1. These pins are 5V tolerant.
4
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
PINDESCRIPTION(CONTINUED)
SYMBOL
NAME
I/O
DESCRIPTION
(1)
IM
CPU Interface Mode
I
When IM is HIGH, the microprocessor port is in the multiplexed mode. When IM is LOW, the microprocessor
port is in non-multiplexed mode.
AD0-7(1)
D8-15(1)
Address/Data Bus
0 to 7
I/O These pins are the eight least significant data bits of the microprocessor port. In multiplexed mode, these pins
are also the input address bits of the microprocessor port.
Data Bus 8-15
I/O These pins are the eight most significant data bits of the microprocessor port.
(1)
DTA
Data Transfer
Acknowledgment
O
This active LOW output signal indicates that a data bus transfer is complete. When the bus cycle ends, this pin
drives HIGH and then goes high-impedance, allowing for faster bus cycles with a weaker pull-up resistor. A
pull-up resistor is required to hold a HIGH level when the pin is in high-impedance.
(1)
CCO
Control Output
O
I
This is a 4.096, 8.192 or 16.384 Mb/s output containing 512, 1,024 or 2.048 bits per frame respectively. The
level of each bit is determined by the CCO bit in the connection memory. See External Drive Control Section.
ODE(1)
Output Drive Enable
This is the output enable control for the TX0 to TX15 serial outputs. When ODE input is LOW and the OSB
bit of the IMS register is LOW, TX0-15 are in a high-impedance state. If this input is HIGH, the TX0-15
output drivers are enabled. However, each channel may still be put into a high-impedance state by using the
per channel control bit in the connection memory.
NOTE:
1. These pins are 5V tolerant.
5
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
By having the each location in the connection memory specify an input
channel,multipleoutputscanspecifythesameinputaddress. Thiscanbea
powerfultoolusedforbroadcastingdata.
FUNCTIONALDESCRIPTION
The IDT72V90823 is capable of switching up to 2,048 x 2,048, 64 Kbit/s
PCMorNx64Kbit/schanneldata.Thedevicemaintainsframeintegrityindata
applications and minimum throughput delay for voice applications on a per
channelbasis.
TheserialinputstreamsoftheIDT72V90823canhaveabitrateof2.048,
4.096 or 8.192 Mb/s and are arranged in 125µs wide frames, whichcontain
32,64or128channelsrespectively.Thedataratesoninputandoutputstreams
areidentical.
InProcessorMode,themicroprocessorcanaccessinputandoutputtime-
slotsonaperchannelbasisallowingfortransferofcontrolandstatusinformation.
TheIDT72V90823automaticallyidentifiesthepolarityoftheframesynchroni-
zationinputsignalandconfigurestheserialstreamstoeitherST-BUS® orGCI
formats.
Withthevarietyofdifferentmicroprocessorinterfaces,IDT72V90823has
provided an Input Mode pin (IM) to help integrate the device into different
microprocessorbasedenvironments:Non-multiplexedorMultiplexed.These
interfacesprovidecompatibilitywithmultiplexedandMotorolanon-multiplexed
buses. Thedevicecanalsoresolvedifferentcontrolsignalseliminatingtheuse
ofglue logicnecessarytoconvertthe signals (R/W/WR, DS/RD, AS/ALE).
Theframeoffsetcalibrationfunctionallowsuserstomeasuretheframeoffset
delay using a frame evaluation pin (FE). The input offset delay can be
programmedforindividualstreamsusinginternalframeinputoffsetregisters,see
Table 11.
In Processor Mode, the microprocessor writes data to the connection
memory. Eachlocationintheconnectionmemorycorrespondstoaparticular
outputstreamandchannelnumberandistransferreddirectlytotheparallel-to-
serialconverteronetime-slotbeforeitistobeoutput.Thisdatawillbeoutput
ontheTXstreamsineveryframeuntilthedataischangedbythemicroprocessor.
AstheIDT72V90823canbeusedinawidevarietyofapplications,thedevice
alsohas memorylocations tocontrolthe outputs basedonoperatingmode.
Specifically, the IDT72V90823provides five per-channelcontrolbits forthe
followingfunctions:processororconnectionmode,constantorvariabledelay,
enables/three-statetheTXoutputdriversandenables/disabletheloopback
function.Inaddition,oneofthesebitsallowstheusertocontroltheCCOoutput.
Ifanoutputchannelissettoahigh-impedancestatethroughtheconnection
memory,theTXoutputwillbeinahigh-impedancestateforthedurationofthat
channel.Inadditiontotheper-channelcontrol,allchannelsontheST-BUS®
outputscanbeplacedinahighimpedancestatebyeitherpullingtheODEinput
pinloworprogrammingtheOutputStand-By(OSB)bitintheinterfacemode
selectionregister.Thisactionoverridestheper-channelprogramminginthe
connectionmemorybits.
The connection memory data can be accessed via the microprocessor
interface.Theaddressingofthedevicesinternalregisters,dataandconnection
memoriesisperformedthroughtheaddressinputpinsandtheMemorySelect
(MS)bitofthecontrolregister.Fordetailsondeviceaddressing,seeSoftware
Control and Control Register bits description (Table 4, 6 and 7).
TheinternalloopbackallowstheTXoutputdatatobeloopedaroundtothe
RXinputsfordiagnosticpurposes.
AfunctionalBlockDiagramofthe IDT72V90823is showninFigure 1.
SERIAL DATA INTERFACE TIMING
Themasterclockfrequencymustalwaysbetwicethedatarate.Forserial
dataratesof2.048,4.096or8.192Mb/s,themasterclock(CLK)mustbeeither
at4.096,8.192or16.384MHzrespectively.Theinputandoutputstreamdata
rateswillalwaysbeidentical.
DATAANDCONNECTIONMEMORY
Thereceivedserialdatais convertedtoparallelformatbyinternalserial-
to-parallelconvertersandstoredsequentiallyinthedatamemory.The8KHz
inputframepulse(F0i)isusedtogeneratechannelandframeboundariesof
theinputserialdata. Dependingontheinterfacemodeselect(IMS)register,
the usable data memory may be as large as 2,048 bytes.
Datatobeoutputontheserialstreams(TX0-15)maycomefromeitherthe
data memory or connection memory. For data output from data memory
(connectionmode),addressesintheconnectionmemoryareused.Fordata
tobeoutputfromconnectionmemory,theconnectionmemorycontrolbitsmust
settheparticularTXoutputinProcessorMode. Onetime-slotbeforethedata
is tobe output, data fromeitherconnectionmemoryordata memoryis read
internally. Thisallowsenoughtimeformemoryaccessandparallel-to-serial
conversion.
TheIDT72V90823providestwodifferentinterfacetimingmodesST-BUS®/
GCIandWFP(wideframepulse). IftheWFPSpinishigh,theIDT72V90823
isinthewideframepulse(WFP)framealignmentmode.
In ST-BUS®/GCI mode, the input 8 KHz frame pulse can be in either
ST-BUS® orGCIformat.TheIDT72V90823automaticallydetectsthepresence
ofaninputframepulseandidentifiesitaseitherST-BUS® orGCI.InST-BUS®
format,everysecondfallingedgeofthemasterclockmarksabitboundaryand
thedataisclockedinontherisingedgeofCLK,threequartersofthewayinto
thebitcell,seeFigure7.InGCIformat,everysecondrisingedgeofthemaster
clockmarksthebitboundaryanddataisclockedinonthefallingedgeofCLK
at three quarters of the way into the bit cell, see Figure 8.
CONNECTION AND PROCESSOR MODES
WIDE FRAME PULSE (WFP) FRAME ALIGNMENT TIMING
WhenthedeviceisinWFPframealignmentmode,theCLKinputmustbe
at 16.384 MHz, the FE/HCLK input is 4.096 MHz and the 8 kHz frame pulse
isinST-BUS®format.ThetimingrelationshipbetweenCLK,HCLKandtheframe
pulse is shown in Figure 9.
WhenWFPSpinishigh,theframealignmentevaluationfeatureisdisabled.
However,theframeinputoffsetregistersmaystillbeprogrammedtocompensate
forthevaryingframedelays ontheserialinputstreams.
IntheConnectionMode,theaddressesoftheinputsourcedataforalloutput
channels are stored in the connection memory. The connection memory is
mappedinsuchawaythateachlocationcorrespondstoanoutputchannelon
theoutputstreams.Fordetailsontheuseofthesourceaddressdata(CABand
SAB bits), see Table 13 and Table 14. Once the source address bits are
programmedbythemicroprocessor,thecontents ofthedatamemoryatthe
selectedaddressaretransferredtotheparallel-to-serialconvertersandthen
ontoaTXoutputstream.
6
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
fromlowtohigh,theevaluationstarts.Twoframeslater,thecompleteframe
evaluation(CFE)bitoftheframealignmentregister(FAR)changesfromlow
tohightosignalthatavalidoffsetmeasurementisreadytobereadfrombits0
to 11 of the FAR register. The SFE bit must be set to zero before a new
measurementcyclestarted.
SWITCHINGCONFIGURATIONS
The IDT72V90823 can operate at different speeds. To configure the
maximumnon-blockingswitchingdatarate,thetwoDRbitsintheIMSregister
areused. Followingarethepossibleconfigurations:
InST-BUS® mode,thefallingedgeoftheframemeasurementsignal(FE)
isevaluatedagainstthefallingedgeoftheST-BUS® framepulse.InGCImode,
therisingedgeofFEisevaluatedagainsttherisingedgeoftheGCIframepulse.
SeeTable10&Figure4forthedescriptionoftheframealignmentregister.
This feature is not available when the WFP Frame Alignment mode is
enabled (i.e., when the WFPS pin is connected to VCC).
2.048 Mb/s Serial Links (DR0=0, DR1=0)
When the 2.048 Mb/s data rate is selected, the device is configured with
16-input/16-outputdatastreamseachhaving32,64Kbit/schannelseach.This
mode requires a CLK of 4.096 MHz and allows a maximum non-blocking
capacity of 512 x 512 channels.
4.096 Mb/s Serial Links (DR0=1, DR1=0)
MEMORYBLOCKPROGRAMMING
When the 4.096 Mb/s data rate is selected, the device is configured with
16-input/16-outputdatastreamseachhaving64,64Kbit/schannelseach.This
mode requires a CLK of 8.192 MHz and allows a maximum non-blocking
capacityof1,024x1,024channels.
TheIDT72V90823providesuserswiththecapabilityofinitializingtheentire
connectionmemoryblockintwoframes.Tosetbits11to15ofeveryconnection
memorylocation,firstprogramthedesiredpatterninbits5to9oftheIMSregister.
The block programming mode is enabled by setting the memory block
program(MBP)bitofthecontrolregisterhigh.Whentheblockprogramming
enable(BPE)bitoftheIMSregisterissettohigh,theblockprogrammingdata
willbeloadedintothebits11to15ofeveryconnectionmemorylocation.The
otherconnectionmemorybits(bit0tobit10)areloadedwithzeros.Whenthe
memoryblockprogrammingiscomplete,thedeviceresetstheBPEbittozero.
8.192 Mb/s Serial Links (DR0=0, DR1=1)
When the 8.192 Mb/s data rate is selected, the device is configured with
16-input/16-outputdatastreamseachhaving128,64Kbit/schannelseach.This
mode requires a CLK of 16.384 MHz and allows a maximum non-blocking
capacityof2,048x2,048channels.
Table 1 summarizes the switching configurations and the relationship
betweendifferentserialdataratesandthemasterclockfrequencies.
LOOPBACKCONTROL
Theloopbackcontrol(LPBK)bitofeachconnectionmemorylocationallows
theTXoutputdatatobeloopedbackedinternallytotheRXinputfordiagnostic
purposes.
INPUT FRAME OFFSET SELECTION
IftheLPBKbitishigh,theassociatedTXoutputchanneldataisinternally
loopedbacktotheRXinputchannel(i.e.,datafromTXnchannelmroutesto
the RXnchannelminternally);ifthe LPBKbitis low, the loopbackfeature is
disabled. Forproperper-channelloopbackoperation, thecontents offrame
delayoffsetregistersmustbesettozero.
Inputframeoffsetselectionallowsthechannelalignmentofindividualinput
streamstobeoffsetwithrespecttotheoutputstreamchannelalignment(i.e.F0i).
Althoughallinputdatacomesinatthesamespeed,delayscanbecausedby
variable path serial backplanes and variable path lengths which may be
implementedinlargecentralizedanddistributedswitchingsystems. Because
dataisoftendelayed,thisfeatureisusefulincompensatingfortheskewbetween
clocks.
Eachinputstreamcanhaveitsowndelayoffsetvaluebyprogrammingthe
frameinputoffsetregisters(FOR).Themaximumallowableskewis+4.5master
clock(CLK)periodsforwardwithresolutionof1/2clockperiod.Theoutputframe
offsetcannotbeoffsetoradjusted.SeeFigure5,Table11and12fordelayoffset
programming.
DELAYTHROUGHTHEIDT72V90823
Theswitchingofinformationfromtheinputserialstreamstotheoutputserial
streams results in a throughput delay. The device can be programmed to
performtime-slotinterchangefunctionswithdifferentthroughputdelaycapabili-
tiesontheper-channelbasis.Forvoiceapplications,variablethroughputdelay
isbestasitensuresminimumdelaybetweeninputandoutputdata.Inwideband
dataapplications,constantthroughputdelayisbestastheframeintegrityofthe
informationismaintainedthroughtheswitch.
SERIAL INPUT FRAME ALIGNMENT EVALUATION
TheIDT72V90823providestheframeevaluation(FE)inputtodetermine
differentdatainputdelayswithrespecttotheframepulseF0i.
The delay through the device varies according to the type of throughput
delayselectedintheV/Cbitoftheconnectionmemory.
Ameasurementcycleisstartedbysettingthestartframeevaluation(SFE)
bitlowforatleastoneframe.WhentheSFEbitintheIMSregisterischanged
VARIABLE DELAY MODE (V/C BIT = 0)
Inthismode,thedelayisdependentonlyonthecombinationofsourceand
destination channels and is independent of input and output streams. The
minimumdelayachievableintheIDT72V90823isthreetime-slots.Iftheinput
channeldataisswitchedtothesameoutputchannel(channeln,framep),itwill
beoutputinthefollowingframe(channeln,framep+1).Thesameistrueifinput
channel n is switched to output channel n+1 or n+2. If the input channel n is
switchedtooutputchanneln+3,n+4,...,thenewoutputdatawillappearinthe
same frame. Table 2shows the possible delays forthe IDT72V90823inthe
variable delay mode.
TABLE 1 — SWITCHING CONFIGURATION
Serial Interface
Master Clock Required
Matrix Channel
Data Rate
2.048Mb/s
4.096Mb/s
8.192Mb/s
(MHz)
4.096
8.192
Capacity
512 x 512
1,024 x 1,024
2,048 x 2,048
16.384
7
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
entireconnectionmemoryblocktobeprogrammed. Thememoryselectbitis
used to designate the connection memory or the data Memory. The stream
addressbitsselectinternalmemorysubsectionscorrespondingtoinputoroutput
serialstreams.
The data in the IMS register consists of block programming bits (BPD0-
BPD4),blockprogrammingenablebit(BPE),outputstandbybit(OSB),start
frame evaluation bit (SFE) and data rate selection bits (DR0-1). The block
programmingandtheblockprogrammingenablebitsallowsuserstoprogram
theentireconnectionmemory(seeMemoryBlockProgrammingsection).Ifthe
ODE pin is low, the OSB bit enables (if high) or disables (if low) all ST-BUS®
outputdrivers.IftheODEpinishigh,thecontentsoftheOSBbitisignoredand
all TX output drivers are enabled.
CONSTANT DELAY MODE (V/C BIT = 1)
Inthismode,frameintegrityismaintainedinallswitchingconfigurationsby
makinguseofamultipledatamemorybuffer.Inputchanneldataiswritteninto
thedatamemorybuffers duringframenwillbereadoutduringframen+2.In
theIDT72V90823,theminimumthroughputdelayachievableintheconstant
delaymodewillbeoneframe.Forexample,in2Mb/smode,wheninputtime-
slot31isswitchedtooutputtime-slot0.Themaximumdelayof94time-slotsof
delayoccurswhentime-slot0inaframeisswitchedtotime-slot31intheframe.
See Table 3.
MICROPROCESSORINTERFACE
TheIDT72V90823providesaparallelmicroprocessorinterfaceformulti-
plexed or non-multiplexed bus structures. This interface is compatible with
Motorolanon-multiplexedandmultiplexedbuses.
CONNECTIONMEMORYCONTROL
The CCOpinis a 4.096, 8.192or16.384Mb/s output, whichcarries 512,
1,024or2,048bits,respectively.ThecontentsoftheCCObitofeachconnection
memorylocationareoutputontheCCOpinonceeveryframe. Thecontents
oftheCCObitsoftheconnectionmemoryaretransmittedsequentiallyontothe
CCOpinandaresynchronouswiththedataratesontheotherserialstreams.
The CCObitis outputone channelbefore the correspondingchannelon
theserialstreams.Forexample,in2.048Mb/smode(32channelsperframe),
thecontentsoftheCCObitinposition0(TX0,CH0)oftheconnectionmemory
isoutputonthefirstclockcycleofchannel31throughCCOpin.Thecontents
oftheCCObitinposition32(TX1,CH0)oftheconnectionmemoryisoutputon
the second clock cycle of channel 31 via CCO pin.
IftheODEpinortheOSBbitishigh,theOEbitofeachconnectionmemory
locationcontrols the outputdrivers-enables (ifhigh)ordisables (iflow). See
Table 5fordetail.
Theprocessorchannel(PC)bitoftheconnectionmemoryselectsbetween
ProcessorModeandConnectionMode. Ifhigh,thecontentsoftheconnection
memoryareoutputontheTXstreams. Iflow,thestreamaddressbit(SAB)and
thechanneladdressbit(CAB)oftheconnectionmemorydefinesthesource
information(streamandchannel)ofthetime-slotthatwillbeswitchedtotheoutput
fromdatamemory.
IftheIMpinislowaMotorolanon-multiplexedbusshouldbeconnectedto
thedevice.IftheIMpinishigh,thedevicemonitorstheAS/ALEandDS/RDto
determinewhatmodetheIDT72V90823shouldoperatein.
IfDS/RDislowattherisingedgeofAS/ALE,thenthemode1multiplexed
timingisselected.IfDS/RDishighattherisingedgeofAS/ALE,thenthemode
2multiplexedbustimingisselected.
For multiplexed operation, the required signals are the 8-bit data and
address (AD0-AD7), 8-bit Data (D8-D15), Address strobe/Address latch
enable(AS/ALE),Datastrobe/Read(DS/RD),Read/Write/Write(R/W/WR),
Chip select (CS) and Data transfer acknowledge (DTA). See Figure 12 and
Figure13formultiplexedparallelmicroporttiming.
FortheMotorolanon-multiplexedbus,therequiredsignalsarethe16-bit
data bus (AD0-AD7, D8-D15), 8-bitaddress bus (A0-A7)and4controllines
(CS,DS,R/WandDTA).SeeFigure14and15 forMotorolanon-multiplexed
microporttiming.
The IDT72V90823 microport provides access to the internal registers,
connectionanddatamemories.Alllocationsprovideread/writeaccessexcept
forthe data memoryandthe frame alignmentregisterwhichare readonly.
MEMORYMAPPING
The address bus on the microprocessor interface selects the internal
registersandmemoriesoftheIDT72V90823.
TheV/C(Variable/ConstantDelay)bitineachconnectionmemorylocation
allows theper-channelselectionbetweenvariableandconstantthroughput
delaymodes.
IftheLPBKbitishigh,theassociatedTXoutputchanneldataisinternally
loopedbacktotheRXinputchannel(i.e.,RXnchannelmdatacomesfromthe
TXnchannelm). Ifthe LPBKbitis low, the loopbackfeature is disabled. For
properper-channelloopbackoperation,thecontentsoftheframedelayoffset
registersmustbesettozero.
IftheA7addressinputislow,thenA6throughA0areusedtoaddressthe
interfacemodeselection(IMS),control(CR),framealignment(FAR)andframe
inputoffset(FOR)registers(Table4).IftheA7ishigh,thenA6throughA0are
used to select 32, 64, or 128 locations corresponding to data rate of the ST-
BUS®.Theaddressinputlinesandthestreamaddressbits(STA)ofthecontrol
registerallowaccesstotheentiredataandconnectionmemories.Thecontrol
and IMS registers together control all the major functions of the device, see
Figure 3.
AsexplainedintheSerialDataInterfaceTimingandSwitchingConfigura-
tionssections,aftersystempower-up,theIMSregistershouldbeprogrammed
immediatelytoestablishthedesiredswitchingconfiguration.
Thedatainthecontrolregisterconsistsofthememoryblockprogramming
bit(MBP),thememoryselectbit(MS)andthestreamaddressbits(STA).As
explainedintheMemoryBlockProgrammingsection,theMBPbitallowsthe
INITIALIZATIONOFTHEIDT72V90823
Afterpowerup,thestateoftheconnectionmemoryisunknown.Assuch,
theoutputsshouldbeputinhighimpedancebyholdingtheODElow. Whilethe
ODEis low, the microprocessorcaninitialize the device, programthe active
paths,anddisableunusedoutputsbyprogrammingtheOEbitinconnection
memory. Oncethedeviceisconfigured,theODEpin(orOSBbitdepending
oninitialization)canbeswitched.
8
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
CR 7 CR 6 CR 5 CR 4 CR 3 CR 2 CR 1 CR 0
Control Register
b
b
b
b
b
b
b
b
CR 4
b
1
0
The Control Register is only accessed when A7-A0 are all
zeroed. When A7 =1, up to 128 bytes are randomly accessa-
ble via A0-A6 at any one instant. Of which stream these
bytes (channels) are accessed is determined by the state of
CR 3 -CR 0.
b
b
Connection Memory
Data Memory
CR 3 CR 2 CR 1 CR 0
Stream
b
b
b
b
0
0
0
0
0
1
2
3
4
5
6
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 0
Channel 1
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 2
Channel 127
Channel 127
0
0
0
1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
Channel 1
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
1
1
1
1
0
0
0
0
1
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
Channel 127
Channel 127
Channel 127
Channel 127
Channel 127
Channel 127
Channel 127
Channel 127
Channel 127
7
8
9
10
11
12
13
14
Channel 127
Channel 127
Channel 127
Channel 127
Channel 127
1
1
1
1
15
10000001
10000010
External Address Bits
A7-A0
10000000
11111111
5712 drw06
Figure 3. Addressing Internal Memories
9
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
TABLE 2—VARIABLETHROUGHPUTDELAYVALUE
Delay for Variable Throughput Delay Mode
(m – output channel number)
Input Rate
(n – input channel number)
m = n, n+1, n+2
m < n
m > n+2
2.048Mb/s
4.096Mb/s
8.192Mb/s
32–(n-m)time-slots
64–(n-m)time-slots
128–(n-m)time-slots
m-n+32timeslots
m-ntime-slots
m-ntimeslots
m-ntime-slots
m-n+64time-slots
m-n+128time-slots
TABLE3—CONSTANTTHROUGHPUTDELAYVALUE
Delay for Constant Throughput Delay Mode
Input Rate
(m – output channel number)
(n – input channel number)
32 + (32 – n) + m time-slots
64 + (64 – n) + m time-slots
128 + (128 – n) + m time-slots
2.048Mb/s
4.096Mb/s
8.192Mb/s
TABLE 4—INTERNAL REGISTER AND ADDRESS MEMORY MAPPING
(1)
A7
A6
A5
A4
A3
A2
A1
A0
Location
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
1
1
0
0
0
0
0
0
0
0
0
.
1
1
0
0
.
0
0
0
0
0
0
0
0
0
.
1
1
0
0
.
0
0
0
0
1
1
1
0
0
.
1
1
0
0
.
0
0
1
1
0
0
1
0
0
.
1
1
0
0
.
0
1
0
1
0
1
0
0
1
.
0
1
0
1
.
ControlRegister,CR
InterfaceModeSelectionRegister,IMS
FrameAlignmentRegister,FAR
FrameInputOffsetRegister0,FOR0
FrameInputOffsetRegister1,FOR1
FrameInputOffsetRegister2,FOR2
FrameInputOffsetRegister3,FOR3
Ch0
Ch1
.
Ch30
Ch31
Ch32
Ch33
.
Ch62
Ch63
Ch64
Ch65
.
(Note 2)
(Note 3)
(Note 4)
1
1
0
0
.
1
1
0
0
.
1
1
0
0
.
1
1
0
0
.
0
1
0
1
.
1
1
1
1
1
1
1
1
1
1
1
1
0
1
Ch126
Ch127
1
Notes:
1. BitA7mustbehighforaccess todataandconnectionmemorypositions. BitA7mustbelowforaccess toregisters.
2. Channels 0 to 31 are used when serial interface is at 2.048 Mb/s mode
3. Channels 0 to 63 are used when serial interface is at 4.096 Mb/s mode.
4. Channels 0 to 127 are used when serial interface is at 8.192 Mb/s mode.
10
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
TABLE 5—OUTPUT HIGH IMPEDANCE CONTROL
OE bit in Connection
ODE pin
OSB bit in IMS
Register
TX Output Driver
Status
Memory
0
Don’tCare
Don’tCare
Per Channel
High-Impedance
1
1
1
1
0
0
1
1
0
1
1
0
High-Impedance
Enable
Enable
Enable
TABLE 6—CONTROL REGISTER (CR) BITS
Read/WriteAddress:
ResetValue:
00H,
0000H.
12
15
14
13
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
MBP MS STA3 STA2 STA1 STA0
Bit
15-6
5
Name
Unused
Description
Mustbezerofornormaloperation.
MBP
When1,theconnectionmemoryblockprogrammingfeatureisreadyfortheprogrammingofConnection
(MemoryBlockProgram) Memoryhighbits,bit11tobit15.When0,this featureis disabled.
4
MS
When0,connectionmemoryisselectedforreadorwriteoperations.When1,thedatamemoryisselected
forreadoperationsandconnectionmemoryisselectedforwriteoperations.
(Nomicroprocessorwriteoperationis allowedforthedatamemory.)
(MemorySelect)
3-0
STA3-0
(StreamAddressBits)
The binaryvalue expressedbythese bits refers tothe inputoroutputdata stream, whichcorresponds
tothesubsectionofmemorymadeaccessibleforsubsequentoperations.(STA3=MSB,STA0=LSB)
TABLE 7—VALID ADDRESS LINES FOR DIFFERENT BIT RATES
Input/Output
Data Rate
2.048Mb/s
4.096Mb/s
8.192Mb/s
Valid Address Lines
A4, A3, A2, A1, A0
A5, A4, A3, A2, A1, A0
A6, A5, A4, A3, A2, A1, A0
11
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
TABLE 8—INTERFACE MODE SELECTION (IMS) REGISTER BITS
Read/WriteAddress:
ResetValue:
01H,
0000H.
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
BPD4 BPD3 BPD2 BPD1 BPD0 BPE OSB SFE DR1 DR0
Bit
Name
Description
15-10 Unused
Mustbezerofornormaloperation.
9-5
BPD4-0
(BlockProgrammingData)
These bits carrythe value tobe loadedintothe connectionmemoryblockwheneverthe memoryblock
programmingfeatureisactivated.AftertheMBPbitinthecontrolregisterissetto1andtheBPEbitis
setto1,thecontents ofthebits BPD4-0areloadedintobit15and11oftheconnectionmemory.Bit10to
bit0oftheconnectionmemoryaresetto0.
4
BPE
Azerotoonetransitionofthisbitenablesthememoryblockprogrammingfunction.TheBPEand
BPD4-0bits inthe IMSregisterhave tobe definedinthe same write operation. Once the BPEbitis set
HIGH,thedevicerequirestwoframestocompletetheblockprogramming.Aftertheprogrammingfunction
has finished,theBPEbitreturns tozerotoindicatetheoperationis completed. WhentheBPE=1, theBPE
or MBP can be set to 0 to ensure proper operation. When BPE = 1, the other bit in the IMS register
mustnotbechangedfortwoframes toensureproperoperation.
(BeginBlockProgramming
Enable)
3
2
OSB
(OutputStandBy)
When ODE = 0 and OSB = 0, the output drivers of TX0 to TX15 are in high impedance mode. When
ODE= 0 and OSB = 1, the output driver of TX0 to TX15 function normally. When ODE = 1, TX0 to TX15
outputdriversfunctionnormally.
SFE
Azerotoone transitioninthis bitstarts the frame evaluationprocedure. Whenthe CFEbitinthe FAR
registerchangesfromzerotoone,theevaluationprocedurestops. Tostartanotherfameevaluation
cycle,setthisbittozeroforatleastoneframe.
(StartFrameEvaluation)
1-0
DR0-1
(DataRateSelect)
Input/Outputdatarateselection. SeeTable9fordetailedprogramming.
TABLE 9—SERIAL DATA RATE SELECTION (16 INPUT X 16 OUTPUT)
DR1
0
DR0
0
Data Rate Selected
2.048Mb/s
Master Clock Required
4.096 MHz
0
1
4.096Mb/s
8.192 MHz
1
0
8.192Mb/s
16.384 MHz
1
1
Reserved
Reserved
12
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
TABLE 10—FRAME ALIGNMENT REGISTER (FAR) BITS
Read/WriteAddress:
ResetValue:
02H,
0000H.
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
CFE FD11 FD10 FD9 FD8 FD7 FD6 FD5 FD4 FD3 FD2 FD1 FD0
Bit
15-13 Unused
Name
Description
Mustbezerofornormaloperation.
12
CFE
WhenCFE=1,theframeevaluationiscompletedandbitsFD10toFD0bitscontainsavalidframealignment
(CompleteFrameEvaluation) offset. This bitis resettozero, whenSFEbitinthe IMSregisteris changedfrom1to0.
11
FD11
(Frame Delay Bit 11)
The falling edge of FE (or rising edge for GCI mode) is sampled during the CLK-high phase (FD11 = 1)
or during the CLK-low phase (FD11 = 0). This bit allows the measurement resolution to ½ CLK cycle.
10-0 FD10-0
(Frame DelayBits)
The binaryvalue expressedinthese bits refers tothe measuredinputoffsetvalue. These bits are restto
zero when the SFE bit of the IMS register changes from 1 to 0. (FD10 – MSB, FD0 – LSB)
ST-BUS Frame
CLK
0
1
2
3
4
5
6
7
8
9
10
11 12
13 14 15 16
Offset Value
FE Input
(FD[10:0] = 06
H)
(FD11 = 0, sample at CLK LOW phase)
GCI Frame
CLK
0
1
2
3
4
5
6
7
8
9
10
11 12 13 14 15
Offset Value
FE Input
(FD[10:0] = 09
H)
(FD11 = 1, sample at CLK HIGH phase)
5712 drw07
Figure 4. Example for Frame Alignment Measurement
13
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
TABLE 11—FRAME INPUT OFFSET REGISTER (FOR) BITS
Read/WriteAddress:
03H for FOR0 register,
04H for FOR1 register,
05H for FOR2 register,
06H for FOR3 register,
0000H forallFORregisters.
ResetValue:
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
OF32 OF31 OF30 DLE3 OF22 OF21 OF20 DLE2 OF12 OF11 OF10 DLE1 OF02 OF01 OF00 DLE0
FOR0 Register
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
OF72 OF71 OF70 DLE7 OF62 OF61 OF60 DLE6 OF52 OF51 OF50 DLE5 OF42 OF41 OF40 DLE4
FOR1 Register
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
OF112 OF111 OF110 DLE11 OF102 OF101 OF100 DLE10 OF92 OF91 OF90 DLE9 OF82 OF81 OF80 DLE8
FOR2 Register
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
OF152 OF151 OF150 DLE15 OF142 OF141 OF140 DLE14 OF132 OF131 OF130 DLE13 OF122 OF121 OF120 DLE12
FOR3 Register
Name(1)
Description
OFn2, OFn1, OFn0
(OffsetBits2,1&0)
These three bits define howlongthe serialinterface receivertakes torecognize andstore bit0fromthe RXinputpin:i.e., to
startanewframe.Theinputframeoffsetcanbeselectedto+4.5clockperiodsfromthepointwheretheexternalframepulse
inputsignalis appliedtothe F0iinputofthe device. See Figure 5.
DLEn
(DataLatchEdge)
ST-BUS® mode:
GCImode:
DLEn=0, ifclockrisingedge is atthe ¾pointofthe bitcell.
DLEn=1, ifwhenclockfallingedge is atthe ¾ofthe bitcell.
DLEn=0,ifclockfallingedgeis atthe¾pointofthebitcell.
DLEn = 1, if when clock rising edge is at the ¾ of the bit cell.
NOTE:
1. n denotes an input stream number from 0 to 15.
14
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
TABLE 12—OFFSET BITS (OFN2, OFN1, OFN0, DLEN) & FRAME DELAY BITS
(FD11,FD2-0)
MeasurementResultfrom
FrameDelayBits
Corresponding
OffsetBits
InputStream
Offset
FD11
FD2
0
FD1
0
FD0
0
OFn2
OFn1
OFn0
DLEn
Noclockperiodshift(Default)
+0.5clockperiodshift
+1.0clockperiodshift
+1.5clockperiodshift
+2.0clockperiodshift
+2.5clockperiodshift
+3.0clockperiodshift
+3.5clockperiodshift
+4.0clockperiodshift
+4.5clockperiodshift
1
0
1
0
1
0
1
0
1
0
0
0
0
0
0
0
0
0
1
1
0
0
0
1
0
1
0
1
0
1
0
1
0
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
0
1
1
0
0
0
0
1
0
0
1
0
1
0
0
1
0
0
1
1
0
1
1
1
0
0
1
0
0
ST-BUS F0i
CLK
RX Stream
Bit 7
offset = 0, DLE = 0
offset = 1, DLE = 0
RX Stream
Bit 7
offset = 0, DLE = 1
offset = 1, DLE = 1
Bit 7
RX Stream
RX Stream
Bit 7
denotes the 3/4 point of the bit cell
GCI F0i
CLK
RX Stream
RX Stream
RX Stream
RX Stream
Bit 0
offset = 0, DLE = 0
offset = 1, DLE = 0
Bit 0
offset = 0, DLE = 1
offset = 1, DLE = 1
Bit 0
Bit 0
denotes the 3/4 point of the bit cell
5712 drw 08
Figure 5. Examples for Input Offset Delay Timing
15
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
TABLE 13—CONNECTIONMEMORYBITS
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
LPBK V/C
PC
CCO
OE
SAB3 SAB2 SAB1 SAB0 CAB6 CAB5 CAB4 CAB3 CAB2 CAB1 CAB0
Bit
Name
Description
15
LPBK
When 1, the RX n channel m data comes from the TX n channel m. For proper per channel loopback
operations,setthedelayoffsetregisterbitsOFn[2:0]tozeroforthestreamswhichareintheloopbackmode.
(Per Channel Loopback)
14
V/C
This bitis usedtoselectbetweenthe variable (LOW)andconstantdelay(HIGH)mode ona
per-channelbasis.
(Variable/Constant
Throughput Delay)
13
PC
When1,thecontentsoftheconnectionmemoryareoutputonthecorrespondingoutputchannelandstream.
Onlythe lowerbyte (bit7–bit0)willbe outputtothe TXoutputpins. When0, the contents ofthe connection
memoryarethedatamemoryaddressoftheswitchedinputchannelandstream.
(ProcessorChannel)
12
11
CCO
This bitis outputonthe CCOpinone channelearly. The CCObitforstream0is outputfirst.
(ControlChannelOutput)
OE
This bitenables the TXoutputdrivers ona per-channelbasis. When1, the outputdriverfunctions
normally.When0,theoutputdriverisinahigh-impedancestate.
(OutputEnable)
10-8,7(1) SAB3-0
(SourceStreamAddressBits)
CAB6-0
(SourceChannelAddressBits)
The binaryvalue is the numberofthe data streamforthe source ofthe connection.
(1)
6-0
The binary value is the number of the channel for the source of the connection.
NOTE:
1. If bit 13 (PC) of the corresponding connection memory location is 1 (device in processor mode), then these entire 8 bits (SAB0, CAB6 - CAB0) are output on the output channel
and stream associated with this location.
TABLE 14—CAB BIT PROGRAMMING FOR DIFFERENT DATA RATES
Data Rate
2.048Mb/s
4.096Mb/s
8.192Mb/s
CAB Bits Used to Determine the Source Channel of the Connection
CAB4toCAB0(32channel/inputstream)
CAB5toCAB0(64channel/inputstream)
CAB6toCAB0(128channel/inputstream)
16
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
INSTRUCTION REGISTER
JTAGSUPPORT
In accordance with the IEEE 1149.1 standard, the IDT72V90823 uses
public instructions. The IDT72V90823 JTAG Interface contains a two-bit
instructionregister.Instructionsareseriallyloadedintotheinstructionregister
fromtheTDIwhentheTAPControllerisinitsshifted-IRstate.Subsequently,
theinstructionsaredecodedtoachievetwobasicfunctions:toselectthetestdata
registerthatmayoperatewhiletheinstructioniscurrent,andtodefinetheserial
testdataregisterpath,whichisusedtoshiftdatabetweenTDIandTDOduring
data registerscanning. See Table belowforInstructiondecoding.
TheIDT72V90823JTAGinterfaceconformstotheBoundary-Scanstan-
dardIEEE-1149.1.Thisstandardspecifiesadesign-for-testabilitytechnique
called Boundary-Scan Test (BST). The operation of the boundary-scan
circuitryis controlledbyanexternaltestaccess port(TAP)Controller.
TEST ACCESS PORT (TAP)
The Test Access Port (TAP) provides access to the test functions of the
IDT72V90823.Itconsistsofthreeinputpinsandoneoutputpin.
•Test Clock Input (TCK)
TCKprovides theclockforthetestlogic.TheTCKdoes notinterferewith
anyon-chipclockandthusremainindependent.TheTCKpermitsshiftingoftest
data into or out of the Boundary-Scan register cells concurrently with the
operationofthedeviceandwithoutinterferingwiththeon-chiplogic.
•TestMode SelectInput(TMS)
The logic signals received at the TMS input are interpreted by the TAP
Controllertocontrolthetestoperations.TheTMSsignalsaresampledatthe
risingedgeoftheTCKpulse.This pinis internallypulledtoVccwhenitis not
driven from an external source.
Value Instruction
000 EXTEST
001 EXTEST
Function
SelectBoundaryScanRegister
SelectBoundaryScanRegister
010 Sample/preload SelectBoundaryScanRegister
011 Sample/preload SelectBoundaryScanRegister
100 Sample/preload SelectBoundaryScanRegister
101 Sample/preload SelectBoundaryScanRegister
110 Bypass
111 Bypass
SelectBypassRegister
SelectBypassRegister
•Test Data Input (TDI)
JTAGInstructionRegisterDecoding
Serialinputdataappliedtothisportisfedeitherintotheinstructionregister
orintoatestdataregister,dependingonthesequencepreviouslyappliedto
the TMS input. Both registers are described in a subsequent section. The
received input data is sampled at the rising edge of TCK pulses. This pin is
internallypulledtoVccwhenitis notdrivenfromanexternalsource.
•TestDataOutput(TDO)
TESTDATAREGISTER
AsspecifiedinIEEE1149.1,theIDT72V90823JTAGInterfacecontainstwo
testdataregisters:
•The Boundary-Scan register
TheBoundary-ScanregisterconsistsofaseriesofBoundary-Scancells
arrangedtoformascanpatharoundtheboundaryoftheIDT72V90823core
logic.
Depending on the sequence previously applied to the TMS input, the
contentsofeithertheinstructionregisterordataregisterareseriallyshiftedout
towardstheTDO.ThedataoutoftheTDOisclockedonthefallingedgeofthe
TCKpulses.Whennodataisshiftedthroughtheboundaryscancells,theTDO
driverissettoahighimpedancestate.
•The Bypass Register
TheBypassregisterisasinglestageshiftregisterthatprovidesaone-bit
pathfromTDItoitsTDO.TheIDT72V90823boundaryscanregistercontains
118bits.Bit0inTable15BoundaryScanRegisteris thefirstbitclockedout.
Allthree-stateenablebitsareactivehigh.
•Test Reset (TRST)
ResettheJTAGscanstructure.This pinis internallypulledtoVCC.
17
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
TABLE 15—BOUNDARY SCAN REGISTER BITS
Boundary Scan Bit 0 to bit 117
Boundary Scan Bit 0 to bit 117
Device Pin
Three-State
Control
Output
Input
Scan Cell
76
Device Pin
Three-State
Output
Input
Scan Cell
Control
Scan Cell
Scan Cell
A4
A3
TX7
TX6
TX5
TX4
TX3
TX2
TX1
TX0
ODE
CCO
DTA
D15
D14
D13
D12
D11
D10
D9
0
2
1
3
77
A2
78
4
5
A1
79
6
7
A0
80
8
9
WFPS
RESET
CLK
FE/HCLK
F0i
RX15
RX14
RX13
RX12
RX11
RX10
RX9
81
10
12
14
11
13
15
82
83
84
16
85
17
18
19
21
24
27
30
33
36
39
42
45
48
51
54
57
60
63
66
86
87
20
23
26
29
32
35
38
41
44
47
50
53
56
59
62
65
22
25
28
31
34
37
40
43
46
49
52
55
58
61
64
67
68
69
70
71
72
73
74
75
88
89
90
91
92
RX8
93
RX7
94
D8
RX6
95
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
IM
RX5
96
RX4
97
RX3
98
RX2
99
RX1
100
101
RX0
TX15
TX14
TX13
TX12
TX11
TX10
TX9
102
104
106
108
110
112
114
116
103
105
107
109
111
113
115
117
AD/ALE
CS
R/W / WR
DS/RD
A7
TX8
A6
A5
18
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
ABSOLUTEMAXIMUMRATINGS(1)
RECOMMENDEDDCOPERATING
CONDITIONS
Symbol Parameter
Min.
Max.
Unit
Symbol
VCC
VIH
Parameter
Min.
3.0
Typ.
Max. Units
VCC
Vi
SupplyVoltage
-0.3
VoltageonDigitalInputs(3.3V) GND -0.3
VoltageonDigitalInputs(5.0V) GND -0.3
CurrentatDigitalOutputs
5.0
VCC +0.3
5.5
V
V
Positive Supply
3.6
VCC
5.5
V
V
Input HIGH Voltage (3.3V)
Input HIGH Voltage (5.0V)
InputLOWVoltage
2.0
Vi
V
VIH
2.0
V
IO
20
mA
° C
W
VIL
GND
-40
0.8
V
TS
StorageTemperature
-65
+125
1
TOP
OperatingTemperature
Commercial
+85
°C
PD
PackagePowerDissapation
NOTE:
NOTE:
1.Voltagesarewithrespecttogroundunlessotherwisestated.
1. Exceeding these values may cause permanent damage. Functional operation under
these conditions is not implied.
DCELECTRICALCHARACTERISTICS
Symbol
Characteristics
Min.
Typ.
Max.
Units
(1)
ICC
SupplyCurrent
@ 2.048 Mb/s
@ 4.096 Mb/s
@ 8.192 Mb/s
7
14
30
10
20
45
mA
mA
mA
(2)
IIL
InputLeakage(inputpins)
InputLeakage(I/Opins)
InputPinCapacitance
High-impedanceLeakage
OutputHIGHVoltage
OutputLOWVoltage
2.4
15
50
10
5
µA
µA
pF
µA
V
IBL
CI
IOZ
VOH
VOL
CO
0.4
10
V
OutputPinCapacitance
pF
NOTE:
1. Outputs Unloaded.
2. For TDI, TMS, and TRST pins, the maximum leakage current is 50µA.
Test Point
VCC
S1isopencircuitexceptwhentestingoutput
levelsorhighimpedancestates.
R
L
Output
Pin
S
2
S
1
S2 is switched to VCC or GND when testing
outputlevelsorhighimpedancestates.
C
L
GND
GND
5712 drw09
Figure 6. Output Load
19
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
AC ELECTRICAL CHARACTERISTICS - FRAME PULSE AND CLK
Symbol
Characteristics
Min.
Typ.
Max.
Units
tFPW
Frame Pulse Width (ST-BUS®, GCI)
Bit rate = 2.048 Mb/s
Bit rate = 4.096 Mb/s
Bit rate = 8.192 Mb/s
26
26
26
295
145
80
ns
ns
ns
tFPS
tFPH
tCP
Frame Pulse Setup time before CLK falling (ST-BUS® or GCI)
Frame Pulse Hold Time from CLK falling (ST-BUS® or GCI)
5
ns
ns
10
CLK Period
Bit rate = 2.048 Mb/s
Bit rate = 4.096 Mb/s
Bit rate = 8.192 Mb/s
190
110
55
300
150
70
ns
ns
ns
tCH
tCL
CLK Pulse Width HIGH
CLK Pulse Width LOW
Bit rate = 2.048 Mb/s
Bit rate = 4.096 Mb/s
Bit rate = 8.192 Mb/s
85
50
20
150
75
40
ns
ns
ns
Bit rate = 2.048 Mb/s
Bit rate = 4.096 Mb/s
Bit rate = 8.192 Mb/s
85
50
20
150
75
40
ns
ns
ns
tr,tf
ClockRise/FallTime
195
5
10
295
150
150
300
150
150
10
ns
ns
ns
ns
ns
ns
ns
ns
ns
tHFPW
tHFPS
tHFPH
tHCP
WideFramePulseWidth
Bit rate = 8.192 Mb/s
FramePulseSetupTimebeforeHCLKfalling
Frame Pulse Hold Time from HCLK falling
HCLK (4.096 MHz) Period
10
Bit rate = 8.192 Mb/s
Bit rate = 8.192 Mb/s
Bit rate = 8.192 Mb/s
190
85
tHCH
tHCL
HCLK (4.096 MHz) Pulse Width HIGH
HCLK (4.096 MHz) Pulse Width LOW
HCLK Rise/Fall Time
85
tHr,tHf
tDIF
-10
Delaybetweenfallingedge ofHCLKandfallingedge ofCLK
10
ACELECTRICALCHARACTERISTICS-SERIALSTREAMS(1)
Symbol
tSIS
Characteristics
Min.
0
Typ.
Max.
Unit
ns
Test Conditions
RXSetupTime
tSIH
RXHoldTime
10
ns
tSOD
TX Delay – Active to Active
30
40
ns
ns
CL = 30pF
CL = 200pF
tDZ
tZD
TX Delay – Active to High-Z
TX Delay – High-Z to Active
Output Driver Enable (ODE) Delay
CCO Output Delay
32
32
32
ns
ns
ns
RL = 1KΩ, CL = 200pF
RL = 1KΩ, CL = 200pF
RL = 1KΩ, CL = 200pF
tODE
tXCD
30
40
ns
ns
CL = 30pF
CL = 200pF
NOTE:
1. High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL.
20
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
t
FPW
F0i
tCH
t
FPS
t
r
tf
t
FPH
t
CL
t
CP
CLK
t
SOD
(1)
TX
Bit 0, Last Ch
Bit 7, Channel 0
Bit 6, Channel 0
Bit 5, Channel 0
t
SIS
t
SIH
RX
(1)
Bit 7, Channel 0
Bit 6, Channel 0
Bit 5, Channel 0
Bit 0, Last Ch
5712 drw10
NOTE:
1. 2.048 Mb/s mode, last channel = ch 31,
4.096 Mb/s mode, last channel = ch 63,
8.192 Mb/s mode, last channel = ch 127.
Figure 7. ST-BUS® Timing for 2.048 Mb/s and High Speed Serial Interface at 4.096 Mb/s or 8.192 Mb/s, when WFPS pin = 0.
t
FPW
F0i
t
CL
tCH
t
FPS
t
FPH
t
r
tf
t
CP
CLK
t
SOD
Bit 7, Last Ch(1)
Bit 7, Last Ch(1)
TX
Bit 0, Channel 0
Bit 1, Channel 0
Bit 2, Channel 0
t
SIS
t
SIH
RX
Bit 0, Channel 0
Bit 1, Channel 0
Bit 2, Channel 0
5712 drw11
NOTE:
1. 2.048 Mb/s mode, last channel = ch 31,
4.096 Mb/s mode, last channel = ch 63,
8.192 Mb/s mode, last channel = ch 127.
Figure 8. GCI Timing at 2.048 Mb/s and High Speed Serial Interface at 4.096 Mb/s or 8.192 Mb/s, when WFPS pin = 0
21
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
t
HFPW
tHFPS
t
HFPH
F0i
tHCP
t
HCL
DIF
t
HCH
HCLK
4.096 MHz
t
Hr
tHf
t
r
tf
t
t
CP
tCH
tCL
CLK
16.384 MHz
t
SOD
Bit 1, Ch 127
Bit 0, Ch 127
Bit 7, Ch 0
Bit 6, Ch 0
Bit 5, Ch 0
TX
RX
Bit 4, Ch 0
tSIH
t
SIS
Bit 7, Ch 0
Bit 6, Ch 0
Bit 5, Ch 0
Bit 4, Ch 0
Bit 1, Ch 127
Bit 0, Ch 127
5712 drw12
NOTE:
1. High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL.
Figure 9. WFP Bus Timing for High Speed Serial Interface (8.192 Mb/s), when WFPS pin = 1
CLK
(ST-BUS or
WFPS mode)
CLK
(GCI mode)
tDZ
VALID DATA
TX
TX
tZD
ODE
TX
VALID DATA
tODE
t
ODE
t
XCD
VALID DATA
CCO
5712 drw13
5712 drw14
Figure 11. Output Driver Enable (ODE)
Figure 10. Serial Output and External Control
22
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
AC ELECTRICAL CHARACTERISTICS - MULTIPLEXED BUS TIMING (INTEL)
Symbol
tALW
tADS
Parameter
Min.
20
3
Typ.
Max.
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Test Conditions
ALE Pulse Width
AddressSetupfromALEfalling
Address HoldfromALEfalling
RDActive afterALEfalling
Data SetupfromDTALOWonRead
CS Hold after RD/WR
tADH
3
tALRD
tDDR
3
5
CL = 150pF
tCSRW
tRW
5
RDPulseWidth(FastRead)
CS Setup from RD
45
0
tCSR
(1)
tDHR
DataHoldafterRD
10
45
3
20
CL = 150pF, RL = 1K
tWW
WRPulseWidth(FastWrite)
WRDelayafterALEfalling
CS Setup from WR
tALWR
tCSW
tDSW
tSWD
tDHW
tAKD
0
DataSetupfromWR(FastWrite)
ValidData DelayonWrite (SlowWrite)
DataHoldafterWRInactive
AcknowledgmentDelay:
Reading/WritingRegisters
20
122
5
43/43
ns
CL = 150pF
Reading/WritingMemory @ 2.048 Mb/s
@ 4.096 Mb/s
760/750
400/390
220/210
ns
ns
ns
CL = 150pF
CL = 150pF
CL = 150pF
@ 8.192 Mb/s
(1)
tAKH
AcknowledgmentHoldTime
22
ns
CL = 150pF, RL = 1K
NOTE:
1. High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL.
t
ALW
ALE
tADS
tADH
AD0-AD7
D8-D15
DATA
ADDRESS
tALRD
tCSRW
CS
RD
tDHR
tCSR
tRW
t
WW
tDHW
tCSW
tDSW
WR
tAKH
tDDR
t
ALWR
tSWD
tAKD
DTA
5712 drw15
Figure 12. Multiplexed Bus Timing (Intel Mode)
23
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
ACELECTRICALCHARACTERISTICS-MULTIPLEXEDBUSTIMING(MOTOROLA)
Symbol
tASW
tADS
Parameter
Min.
20
3
Typ.
Max.
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Test Conditions
ALE Pulse Width
AddressSetupfromASfalling
Address HoldfromASfalling
Data SetupfromDTA LOWonRead
CS HoldafterDSfalling
tADH
3
tDDR
5
CL = 150pF
tCSH
0
tCSS
CS Setup from DS rising
DataHoldafterWrite
0
tDHW
tDWS
tSWD
tRWS
tRWH
5
DataSetupfromDS–Write(FastWrite)
ValidData DelayonWrite (SlowWrite)
R/W Setup from DS Rising
R/W Hold from DS Rising
DataHoldafterRead
20
122
20
60
5
(1)
tDHR
10
10
CL = 150pF, RL = 1K
CL = 150pF
tDSH
tAKD
DS Delay after AS falling
AcknowledgmentDelay:
Reading/WritingRegisters
43/43
ns
Reading/WritingMemory
@ 2.048 Mb/s
@ 4.096 Mb/s
@ 8.192 Mb/s
760/750
400/390
220/210
ns
ns
ns
CL = 150pF
CL = 150pF
CL = 150pF
(1)
tAKH
AcknowledgmentHoldTime
22
ns
CL = 150pF, RL = 1K
NOTE:
1. High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL.
DS
tRWH
tRWS
R/W
t
ASW
tDSH
AS
tADS
tDHW
tSWD
tADH
tDWS
AD0-AD7,
D8-D15
WR
ADDRESS
ADDRESS
DATA
tDHR
AD0-AD7,
D8-D15
RD
DATA
tCSH
tCSS
CS
tDDR
tAKH
tAKD
DTA
5712 drw16
Figure 13. Multiplexed Bus Timing (Motorola Mode)
24
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
ACELECTRICALCHARACTERISTICS-MOTOROLANON-MULTIPLEXEDBUSMODE
Symbol
tCSS
Parameter
Min.
0
Typ.
Max.
Units
ns
Test Conditions
CS Setup from DS falling
R/WSetupfromDSfalling
AddressSetupfromDSfalling
CS Hold after DS rising
R/W Hold after DS Rising
Address HoldafterDSRising
DataSetupfromDTALOWonRead
DataHoldonRead
tRWS
tADS
10
2
ns
ns
tCSH
0
ns
tRWH
tADH
2
ns
2
ns
tDDR
2
ns
CL = 150pF
tDHR
10
5
20
ns
CL = 150pF, RL = 1K
tDSW
tSWD
tDHW
tAKD
DataSetuponWrite(FastWrite)
ValidData DelayonWrite (SlowWrite)
DataHoldonWrite
ns
122
ns
5
ns
AcknowledgmentDelay:
Reading/WritingRegisters
43/43
ns
CL = 150pF
Reading/WritingMemory
@ 2.048 Mb/s
@ 4.096 Mb/s
@ 8.192 Mb/s
760/750
400/390
220/210
ns
ns
ns
CL = 150pF
CL = 150pF
CL = 150pF
(1)
tAKH
AcknowledgmentHoldTime
22
ns
CL = 150pF, RL = 1K
NOTE:
1. High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL.
DS
tCSS
tCSH
tCSS
tCSH
CS
tRWS
tRWH
tRWS
tRWH
R/W
tADH
tADS
tADH
tADS
A0-A7
VALID READ ADDRESS
VALID WRITE ADDRESS
tSWD
t
DSW
t
DHW
t
DHR
AD0-AD7/
D8-D15
VALID WRITE
DATA
VALID READ DATA
tDDR
tAKH
tAKD
tAKH
tAKD
DTA
5712 drw17
Figure 14. Motorola Non-Multiplexed Asyncronous Bus Timing
25
IDT72V908233.3VTIMESLOTINTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
COMMERCIALTEMPERATURERANGE
CLK GCI
CLK ST-BUS
t
DSS
tDSS
t
DSPW
DS
CS
tCSS
tCSS
tCSH
tCSH
tRWH
tRWS
tRWH
tRWS
R/W
tADH
tADS
tADH
tADS
VALID READ
ADDRESS
VALID WRITE
ADDRESS
A0-A7
tSWD
tDHW
tDHR
VALID WRITE
DATA
VALID READ
DATA
AD0-AD7/
D8-D15
tDDR
tCKAK
tCKAK
tAKH
tAKH
5712 drw18
DTA
Figure 15. Motorola Non-Multiplexed Syncronous Bus Timing
26
ORDERINGINFORMATION
IDT
XXXXXX
XX
X
Device Type
Package
Process/
Temperature
Range
Commercial (-40°C to +85°C)
BLANK
J
Plastic Leaded Chip Carrier (PLCC, J84-1)
Ball Grid Array (BGA, BC100-1)
Plastic Quad Flatpack (PQFP, PQ100-2)
Thin Quad Flat Pack (TQFP, PN100-1)
BC
PQF
PF
72V90823
2,048 x 2,048 3.3V Time Slot Interchange Digital Switch
5712 drw19
DATASHEETDOCUMENTHISTORY
5/19/2000
7/27/2000
8/14/2000
9/14/2000
1/02/2001
1/25/2001
5/16/2001
08/06/2001
12/18/2002
pgs. 1,3,18 and 25.
pgs. 1, 2, 4, 5, 6, 7, 16 and 25.
pg. 6.
pgs. 2, 3, 12, 13 and 18.
pgs. 7, 18, 21, 22, 23, and 24
pgs. 1, 16, 18 and 24.
pg. 16
pgs. 4, 5, 12 and 25.
pg. 3
CORPORATE HEADQUARTER
for SALES:
for Tech Support:
2975StenderWay
Santa Clara, CA 95054
800-345-7015 or 408-727-6116
fax: 408-492-8674
408-330-1753
email:FIFOhelp@idt.com
www.idt.com
27
相关型号：
IDT72V90823JG
Digital Time Switch, PQCC84, 1.150 X 1.150 INCH, 0.050 INCH PITCH, PLASTIC, LCC-84
IDT
©2020 ICPDF网 联系我们和版权申明