IDT74ALVCH162836PA8 [IDT]

Bus Driver, ALVC/VCX/A Series, 1-Func, 20-Bit, True Output, CMOS, PDSO56, 0.50 MM PITCH, TSSOP-56;


型号：	IDT74ALVCH162836PA8
厂家：	INTEGRATED DEVICE TECHNOLOGY
描述：	Bus Driver, ALVC/VCX/A Series, 1-Func, 20-Bit, True Output, CMOS, PDSO56, 0.50 MM PITCH, TSSOP-56 光电二极管
文件：	总7页 (文件大小：70K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

IDT74ALVCH162836

3.3VCMOS20-BITUNIVERSALBUSDRIVERWITH3-STATEOUTPUTS

INDUSTRIALTEMPERATURERANGE

3.3V CMOS 20-BIT

IDT74ALVCH162836

UNIVERSAL BUS DRIVER

WITH 3-STATE OUTPUTS

AND BUS-HOLD

FEATURES:

DESCRIPTION:

• 0.5 MICRON CMOS Technology

This 20-bit universal bus driver is built using advanced dual metal CMOS

technology.DataflowfromAtoYiscontrolledbytheoutput-enable(OE)input.

Thedeviceoperatesinthetransparentmodewhenthelatch-enable(LE)input

islow.WhenLEishigh,theAdataislatchediftheclock(CLK)inputisheldat

ahighorlowlogiclevel.IfLEishigh,theAdataisstoredinthelatch/flip-flopon

thelow-to-hightransitionofCLK.WhenOEishigh,theoutputsareinthehigh-

impedancestate.

• Typical tSK(o) (Output Skew) < 250ps

• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using

machine model (C = 200pF, R = 0)

• VCC = 3.3V ± 0.3V, Normal Range

• VCC = 2.7V to 3.6V, Extended Range

• VCC = 2.5V ± 0.2V

• CMOS power levels (0.4µ W typ. static)

• Rail-to-Rail output swing for increased noise margin

• Available in SSOP, TSSOP, and TVSOP packages

TheALVCH162836hasseriesresistorsinthedeviceoutputstructurewhich

willsignificantlyreducelinenoisewhenusedwithlightloads.Thisdriverhas

beendesignedtodrive±12mAatthedesignatedthresholdlevels.

The ALVCH162836 has “bus-hold” which retains the inputs’ last state

whenevertheinputbusgoestoahigh-impedance.Thispreventsfloatinginputs

andeliminatestheneedforpull-up/downresistors.

DRIVE FEATURES:

• Balanced Output Drivers: ±12mA

• Low switching noise

APPLICATIONS:

• SDRAM Modules

• PC Motherboards

• Workstations

FUNCTIONALBLOCKDIAGRAM

CLK

TO 19 OTHER CHANNELS

TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.

INDUSTRIAL TEMPERATURE RANGE

APRIL 1999

DSC-4568/1

IDT74ALVCH162836

3.3VCMOS20-BITUNIVERSALBUSDRIVERWITH3-STATEOUTPUTS

INDUSTRIALTEMPERATURERANGE

ABSOLUTEMAXIMUMRATINGS⁽¹⁾

PINCONFIGURATION

Symbol

Description

Max

Unit

(2)

VTERM

Terminal Voltage with Respect to GND

–0.5 to +4.6

Y¹

CLK

A¹

(3)

VTERM

Terminal Voltage with Respect to GND –0.5 to VCC+0.5

TSTG

IOUT

IIK

Storage Temperature

DC Output Current

–65 to +150

–50 to +50

±50

° C

Y²

A²

GND

A³

Continuous Clamp Current,

VI < 0 or VI > VCC

Y³

Y⁴

IOK

Continuous Clamp Current, VO < 0

–50

A⁴

ICC

ISS

Continuous Current through each

VCC or GND

±100

V^CC

A⁵

Y⁵

Y⁶

Y⁷

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause

permanent damage to the device. This is a stress rating only and functional operation

of the device at these or any other conditions above those indicated in the operational

sections of this specification is not implied. Exposure to absolute maximum rating

conditions for extended periods may affect reliability.

A⁶

A⁷

GND

Y⁸

GND

A⁸

2. V^CCterminals.

3. All terminals except V^CC.

Y⁹

A⁹

Y¹⁰

Y¹¹

Y¹²

A¹⁰

A¹¹

A¹²

A¹³

GND

A₁₄

A¹⁵

A¹⁶

V^CC

A¹⁷

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol

Parameter⁽¹⁾

Conditions

VIN = 0V

VOUT = 0V

VIN = 0V

Typ.

Max. Unit

Y¹³

GND

Y¹⁴

CIN

Input Capacitance

Output Capacitance

I/O Port Capacitance

COUT

Y¹⁵

NOTE:

1. As applicable to the device type.

Y¹⁶

V^CC

Y¹⁷

FUNCTIONTABLE⁽¹⁾

Y¹⁸

A¹⁸

Inputs

Output

GND

CLK

↑

Y¹⁹

Y²⁰

A¹⁹

A²⁰

SSOP/ TSSOP/ TVSOP

TOP VIEW

↑

PINDESCRIPTION

NOTES:

Pin Names

Description

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don’t Care

↑ = LOW-to-HIGH Transition

Z = High-Impedance

2. Output level before the indicated steady-state input conditions were established.

CLK

3-State Output Enable Inputs (Active LOW)

Latch Enable (Active LOW)

Data Inputs⁽¹⁾

3-State Outputs

N C

No Internal Connection

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

IDT74ALVCH162836

3.3VCMOS20-BITUNIVERSALBUSDRIVERWITH3-STATEOUTPUTS

INDUSTRIALTEMPERATURERANGE

DCELECTRICALCHARACTERISTICSOVEROPERATINGRANGE

FollowingConditionsApplyUnlessOtherwiseSpecified:

OperatingCondition:TA = –40°C to +85°C

Symbol

Parameter

Test Conditions

Min.

1.7

Typ.⁽¹⁾

—

Max.

—

Unit

VIH

Input HIGH Voltage Level

VCC = 2.3V to 2.7V

VCC = 2.7V to 3.6V

—

VIL

Input LOW Voltage Level

VCC = 2.3V to 2.7V

VCC = 2.7V to 3.6V

—

0.7

0.8

IIH

IIL

Input HIGH Current

VCC = 3.6V

VI = VCC

—

±5

µA

µ A

Input LOW Current

VI = GND

VO = VCC

VO = GND

IOZH

IOZL

VIK

High Impedance Output Current

(3-State Output pins)

—

±10

–1.2

—

Clamp Diode Voltage

VCC = 2.3V, IIN = –18mA

VCC = 3.3V

–0.7

Input Hysteresis

—

100

0.1

—

µ A

ICCL

ICCH

ICCZ

Quiescent Power Supply Current

VCC = 3.6V

VIN = GND or VCC

∆ICC

Quiescent Power Supply Current

Variation

One input at VCC - 0.6V, other inputs at VCC or GND

—

750

µ A

NOTE:

1. Typical values are at VCC = 3.3V, +25°C ambient.

BUS-HOLDCHARACTERISTICS

Symbol

IBHH

Parameter⁽¹⁾

Test Conditions

VI = 2V

Min.

–75

Typ.⁽²⁾

—

Max.

—

Unit

Bus-HoldInputSustainCurrent

VCC = 3V

µ A

IBHL

VI = 0.8V

—

IBHH

Bus-HoldInputSustainCurrent

Bus-HoldInputOverdrive Current

VCC = 2.3V

VCC = 3.6V

VI = 1.7V

–45

—

µ A

IBHL

VI = 0.7V

—

IBHHO

VI = 0 to 3.6V

—

±500

IBHLO

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at VCC = 3.3V, +25°C ambient.

IDT74ALVCH162836

3.3VCMOS20-BITUNIVERSALBUSDRIVERWITH3-STATEOUTPUTS

INDUSTRIALTEMPERATURERANGE

OUTPUTDRIVECHARACTERISTICS

Symbol

Parameter

TestConditions⁽¹⁾

Min.

VCC – 0.2

1.9

1.7

2.2

Max.

—

Unit

VOH

OutputHIGHVoltage

VCC = 2.3V to 3.6V

IOH = – 0.1mA

IOH = – 4mA

IOH = – 6mA

IOH = – 4mA

IOH = – 8mA

IOH = – 6mA

IOH = – 12mA

IOL = 0.1mA

IOL = 4mA

VCC = 2.3V

VCC = 2.7V

VCC = 3V

—

2.4

—

VOL

OutputLOWVoltage

VCC = 2.3V to 3.6V

VCC = 2.3V

—

0.2

0.4

0.55

0.4

0.6

0.55

0.8

—

IOL = 6mA

—

VCC = 2.7V

VCC = 3V

IOL = 4mA

—

IOL = 8mA

—

IOL = 6mA

—

IOL = 12mA

—

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range.

TA = – 40°C to + 85°C.

OPERATING CHARACTERISTICS, TA = 25°C

VCC = 2.5V ± 0.2V

VCC = 3.3V ± 0.3V

Symbol

CPD

Parameter

Test Conditions

Typical

31.5

Typical

Unit

PowerDissipationCapacitanceOutputsenabled

PowerDissipationCapacitanceOutputsdisabled

CL = 0pF, f = 10Mhz

CPD

10.5

IDT74ALVCH162836

3.3VCMOS20-BITUNIVERSALBUSDRIVERWITH3-STATEOUTPUTS

INDUSTRIALTEMPERATURERANGE

SWITCHINGCHARACTERISTICS⁽¹⁾

VCC = 2.5V ± 0.2V

VCC = 2.7V

VCC = 3.3V ± 0.3V

Symbol

fMAX

tPLH

tPHL

tPLH

tPHL

tPLH

tPHL

tPZH

tPZL

tPHZ

tPLZ

tSU

Parameter

Min.

150

Max.

—

Min.

150

—

Max.

—

Min.

150

1.2

Max.

—

Unit

PropagationDelay

4.4

4.6

Ax to Yx

PropagationDelay

1.1

5.8

5.2

6.4

4.7

—

6.1

5.5

6.5

5.2

1.4

1.1

1.2

1.7

5.1

LE to Yx

PropagationDelay

CLK to Yx

OutputEnableTime

1.1

5.5

5.1

OE to Yx

OutputDisableTime

OE to Yx

Set-upTime,databeforeCLK↑

Set-up Time, data before LE↓, CLK HIGH

Set-upTime, data before LE↓,CLKLOW

HoldTime,dataafterCLK↑

Hold Time, data after LE↓, CLK HIGH or LOW

Pulse Duration,LE LOW

Pulse Duration, CLK HIGH or LOW

1.4

1.2

1.4

0.9

1.1

3.3

—

1.7

1.6

1.5

0.9

1.1

3.3

—

1.5

1.3

1.2

0.9

1.1

3.3

—

500

tSU

(2)

tSK(O)

OutputSkew

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = – 40°C to + 85°C.

Skew between any two outputs of the same package and switching in the same direction.

IDT74ALVCH162836

3.3VCMOS20-BITUNIVERSALBUSDRIVERWITH3-STATEOUTPUTS

INDUSTRIALTEMPERATURERANGE

TESTCIRCUITSANDWAVEFORMS

VIH

SAME PHASE

INPUT TRANSITION

TESTCONDITIONS

t^PHL

t^PLH

Symbol VCC⁽¹⁾=3.3V±0.3V VCC⁽¹⁾=2.7V VCC⁽²⁾=2.5V±0.2V Unit

VOH

OUTPUT

VLOAD

VIH

2 x Vcc

Vcc

VOL

2.7

1.5

300

2.7

1.5

300

t^PHL

t^PLH

VIH

Vcc / 2

150

OPPOSITE PHASE

INPUT TRANSITION

VLZ

VHZ

150

ALVC Link

Propagation Delay

V^LOAD

Open

GND

DISABLE

V^CC

ENABLE

V^IH

V^T

CONTROL

INPUT

500Ω

t^PZL

t^PLZ

V^IN

V^OUT

Pulse^{(1, 2)}

Generator

V^LOAD/2

D.U.T.

V^LOAD/2

OUTPUT

NORMALLY

LOW

SWITCH

CLOSED

V^T

V^LZ

V^OL

500Ω

t^PHZ

tPZH

R^T

C^L

OUTPUT

NORMALLY

HIGH

V^OH

V^HZ

SWITCH

OPEN

V^T

ALVC Link

Test Circuit for All Outputs

ALVC Link

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

NOTES:

V^IH

V^T

1. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.

2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2ns; tR ≤ 2ns.

DATA

INPUT

t^SU

t^H

V^IH

V^T

TIMING

INPUT

SWITCHPOSITION

Test

Switch

V^LOAD

GND

Open

t^REM

V^IH

V^T

ASYNCHRONOUS

CONTROL

Open Drain

Disable Low

Enable Low

V^IH

V^T

SYNCHRONOUS

CONTROL

Disable High

Enable High

t^SU

t^H

ALVC Link

All Other Tests

V^IH

Set-up, Hold, and Release Times

V^T

INPUT

t^PLH1

t^PHL1

V^OH

V^T

LOW-HIGH-LOW

V^T

PULSE

OUTPUT 1

OUTPUT 2

V^OL

t^SK(x)

t^W

V^OH

V^T

HIGH-LOW-HIGH

PULSE

V^T

V^OL

ALVC Link

t^PLH2

t^SK(x) = t^PLH2- t^PLH1or t^PHL2- t^PHL1

t^PHL2

Pulse Width

ALVC Link

Output Skew - tSK(X)

NOTES:

1. For tSK(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tSK(b) OUTPUT1 and OUTPUT2 are in the same bank.

IDT74ALVCH162836

3.3VCMOS20-BITUNIVERSALBUSDRIVERWITH3-STATEOUTPUTS

INDUSTRIALTEMPERATURERANGE

ORDERINGINFORMATION

IDT

XXX

ALVC

XXX

Device Type Package

Bus-Hold

Family

Temp. Range

Shrink Small Outline Package

Thin Shrink Small Outline Package

Thin Very Small Outline Package

20-Bit Universal Bus Driver with 3-State Outputs

Double-Density with Resistors, ±12mA

836

162

Bus-Hold

–40°C to +85°C

CORPORATE HEADQUARTERS

2975StenderWay

Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116

fax: 408-492-8674

for Tech Support:

logichelp@idt.com

(408) 654-6459

www.idt.com

IDT74ALVCH162836PA8 [IDT]

相关型号：

IDT74ALVCH162836PF

IDT74ALVCH162836PF8

IDT74ALVCH162836PV

IDT74ALVCH162836PV8

IDT74ALVCH16334PA

IDT74ALVCH16334PF

IDT74ALVCH16334PV

IDT74ALVCH16344PA

IDT74ALVCH16344PA8

IDT74ALVCH16344PF

IDT74ALVCH16344PF8

IDT74ALVCH16344PV