IDTQS5805ATQ8 [IDT]

Low Skew Clock Driver, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20, QSOP-20;
IDTQS5805ATQ8
型号: IDTQS5805ATQ8
厂家: INTEGRATED DEVICE TECHNOLOGY    INTEGRATED DEVICE TECHNOLOGY
描述:

Low Skew Clock Driver, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20, QSOP-20

驱动 光电二极管 逻辑集成电路
文件: 总6页 (文件大小:94K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
GUARANTEED LOW SKEW  
CMOS CLOCK  
QS5805T/AT/BT  
ADVANCE  
DRIVER/BUFFER  
INFORMATION  
DESCRIPTION  
FEATURES:  
10 output, low skew signal buffer  
Guaranteed low skew:  
TheQS5805Tclockbuffer/drivercircuits canbeusedforclockbuffering  
schemes wherelowskewis akeyparameter.This deviceoffers twobanks  
offive non-invertingoutputs. This device provides lowpropagationdelay  
bufferingwithon-chipskewof0.7nsforsame-transition,same-banksignals.  
0.7ns output skew (same bank)  
0.9ns output skew (different bank)  
1ns part-to-part skew  
The QS5805T is characterized for operation at -40°C to +85°C.  
Input hysteresis for better noise margin  
Monitor output  
Undershoot clamp diodes on all inputs  
Std., A, and B speed grades  
Available in QSOP and SOIC packages  
FUNCTIONALBLOCKDIAGRAM  
OEA  
INA  
5
OA5  
OA1  
OB1  
MON  
OB5  
5
INB  
OEB  
INDUSTRIAL TEMPERATURE RANGE  
JULY 2000  
1
c
1999 Integrated Device Technology, Inc.  
DSC-5267  
QS5805T/AT/BT  
GUARANTEEDLOWSKEWCMOSCLOCKDRIVER/BUFFER  
INDUSTRIALTEMPERATURERANGE  
ABSOLUTE MAXIMUM RATINGS (1)  
PINCONFIGURATION  
Symbol  
Description  
Supply Voltage to Ground  
DC Output Voltage VOUT  
DC Input Voltage VIN  
Max.  
– 0.5 to +7  
– 0.5 to +7  
– 0.5 to +7  
-3  
Unit  
V
(2)  
VTERM  
VCCB  
OB1  
OB2  
OB3  
GNDB  
OB4  
OB5  
MON  
OEB  
INB  
VCCA  
OA1  
1
2
20  
V
(3)  
V
19  
18  
VTERM  
VAC  
AC Input Voltage (pulse width 20ns)  
V
OA2  
3
IOUT  
DC Input Diode Current VIN < 0  
DC Output Current Max. Sink Current/Pin  
Storage Temperature  
-20  
mA  
mA  
°C  
°C  
17  
16  
15  
14  
13  
12  
11  
OA3  
4
120  
GNDA  
OA4  
5
SO20-2  
SO20-8  
TSTG  
TJ  
– 65 to +150  
150  
6
Junction Temperature  
7
OA5  
NOTES:  
1. Stresses greater than those listed under ABSOLUTE MAXIMUM  
RATINGS may cause permanent damage to the device. This is a  
stress rating only and functional operation of the device at these or  
any other conditions above those indicated in the operational sections  
of this specification is not implied. Exposure to absolute maximum  
rating conditions for extended periods may affect reliability.  
2. Vcc Terminals.  
8
GNDQ  
OEA  
9
10  
INA  
QSOP/ SOIC  
TOP VIEW  
3. All terminals except Vcc.  
O
CAPACITANCE (TA = +25 C, f = 1.0MHz, VIN = 0V)  
Pins  
Typ.  
Max. (1)  
Unit  
CIN  
4
6
pF  
COUT  
7
9
pF  
NOTE:  
1. This parameter is guaranteed but not production tested.  
PIN DESCRIPTION  
Pin Names  
I/O  
Description  
Output Enable Inputs  
OEA, OEB  
I
INA, INB  
OAn, OBn  
MON  
I
Clock Inputs  
O
O
Clock Outputs  
Unbuffered Monitor Output  
2
QS5805T/AT/BT  
GUARANTEEDLOWSKEWCMOSCLOCKDRIVER/BUFFER  
INDUSTRIALTEMPERATURERANGE  
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE  
Following Conditions Apply Unless Otherwise Specified:  
Industrial: TA = -40°C to +85°C, VCC = 5.0V ± 10%  
Symbol  
Parameter  
Input HIGH Voltage  
Test Conditions  
Min.  
Typ.(1)  
Max.  
Unit  
VIH  
Guaranteed Logic HIGH for All Inputs  
2
V
VIL  
Input LOW Voltage  
Clamp Diode Voltage (3)  
Guaranteed Logic LOW for All Inputs  
Vcc = Min., IIN = -18mA  
2.4  
2
–0.7  
0.8  
–1.2  
V
V
VIC  
VOH  
Output HIGH Voltage  
Vcc = Min., IOH = -24mA  
V
Vcc = Min., IOH = -32mA  
V
VOL  
IIN  
Output LOW Voltage  
Vcc = Min., IOL = 64mA  
0.55  
±1  
V
Input Leakage Current  
Vcc = Max., VIN = Vcc or GND  
Vcc = 0V, VIN or VOUT = Vcc or GND  
Vcc = Max., VOUT = Vcc or GND  
Vcc = Max., VOUT = GND  
µA  
µA  
µA  
mA  
V
IOFF  
IOZ  
Input/Output Power Off Leakage  
±1  
Output Leakage Current  
±1  
(2,3)  
IOS  
Short Circuit Current  
–250  
60  
VT  
Input Hysteresis  
VTLH - VTHL for All Inputs  
0.2  
NOTES:  
1. Typical values are at VCC = 5.0V, TA = 25°C.  
2. Not more than one output should be used to test this high power condition. Duration is less than one second.  
3. Guaranteed by design but not tested.  
POWER SUPPLY CHARACTERISTICS  
Symbol  
Parameter  
Test Conditions (1)  
VCC = Max., VIN = GND or Vcc  
CC = Max., V = 3.4V, f = 0MHz  
Typ. (3)  
Max.  
Unit  
ICC  
Quiescent Power Supply Current  
0.005  
1
0.5  
2.5  
mA  
ICC  
Supply Current per Input HIGH  
V
mA  
IN  
I
ICCD  
Dynamic Power Supply Current per Output (2) VCC = Max., VIN = GND or Vcc  
0.08  
0.18  
mA/MHz  
Outputs Enabled, 50% duty cycle  
IC  
Total Power Supply Current Examples (2,4)  
VCC = Max.,  
VIN = GND or Vcc  
4
9.5  
mA  
OEA = OEB = GND  
50% duty cycle, f = 10MHz  
V = GND or 3.4V  
IN  
4.5  
10.8  
I
Five outputs toggling  
Unused inputs = GND or Vcc  
VCC = Max.,  
OEA = OEB = GND  
50% duty cycle, fI = 2.5MHz  
All outputs toggling  
VIN = GND or Vcc  
VIN = GND or 3.4V  
2.2  
3.2  
5.5  
8
NOTES:  
1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.  
2. Guaranteed by design but not tested. CL = 0pF.  
3. Typical values are for reference only. Conditions are VCC = 5.0V, TA = 25°C.  
4. IC = ICC + (ICC)(DH)(NT) + ICCD (fO)(NO)  
where:  
DH = Input Duty Cycle  
NT = Number of TTL HIGH inputs at DH (one or two)  
fO = Output Frequency  
NO = Number of outputs at fO  
3
QS5805T/AT/BT  
GUARANTEEDLOWSKEWCMOSCLOCKDRIVER/BUFFER  
INDUSTRIALTEMPERATURERANGE  
SKEW CHARACTERISTICS OVER OPERATING RANGE  
TA = -40°C to +85°C, VCC = 5.0V ± 10%  
CLOAD = 50pF; RLOAD = 500Ω  
QS5805T  
QS5805AT  
QS5805BT  
Min.  
Max.  
0.7  
Min.  
Max.  
0.7  
0.9  
0.7  
1
Min.  
Max.  
0.7  
0.9  
0.7  
1
Symbol  
Parameter (1)  
Unit  
tSK(01)  
Skew between two outputs, same transition, same bank  
ns  
tSK(02)  
tSK(P)  
Skew between two outputs, same transition, different banks  
Pulse Skew; opposite transition skew, same output (tPHL - tPLH)  
Part-to-part skew (2)  
0.9  
ns  
ns  
ns  
0.7  
tSK(T)  
1.5  
NOTES:  
1. Skew parameters are guaranteed across temperature range, but not tested. Skew parameters apply to propagation delays only.  
2. tSK(T) only applies to devices of the same transition, part type, temperature, power supply voltage, loading, package, and speed grade.  
SWITCHING CHARACTERISTICS OVER OPERATING RANGE  
TA = -40°C to +85°C, VCC = 5.0V ± 10%  
CLOAD = 50pF; RLOAD = 500Ω  
QS52805T  
Max.  
QS52805AT  
QS5805BT  
Min.  
Min.  
Max.  
Min.  
Max.  
Symbol  
tPLH  
Parameter (1)  
Propagation Delay (2)  
Unit  
1.5  
6.5  
8
1.5  
1.5  
1.5  
5.8  
1.5  
1.5  
1.5  
5
ns  
ns  
ns  
tPHL  
tPZL  
Output Enable Time  
Output Disable Time  
1.5  
1.5  
8
7
7
6
tPZH  
tPLZ  
7
tPHZ  
tR  
tF  
Output Rise Time, 0.8V to 2V (3)  
Output Fall Time, 2V to 0.8V (3)  
1.5  
1.5  
1.5  
1.5  
1.5  
1.5  
ns  
ns  
NOTES:  
1. Minimums guaranteed but not production tested.  
2. The propagation delay other range indicated by Min. and Max. specifications results from process and environmental variables. These propagation  
delays do not imply limit skew.  
3. This parameter is guaranteed but not tested.  
4
QS5805T/AT/BT  
GUARANTEEDLOWSKEWCMOSCLOCKDRIVER/BUFFER  
INDUSTRIALTEMPERATURERANGE  
TESTCIRCUITSANDWAVEFORMS  
Parameter  
Tested  
Switch  
Position  
tPLZ, tPZL  
All Others  
Closed  
Open  
500Ω  
VCC  
6.0 V  
VIN  
VOUT  
Pulse  
Generator  
DUT  
500Ω  
50Ω  
50pF  
Pulse generator for all pulses: f 1.0MHz; tF 2.5ns; tR 2.5ns  
PROPAGATIONDELAY  
PULSE SKEW — tSK(P)  
3V  
3V  
1.5V  
0V  
INPUT  
INPUT  
1.5V  
0V  
tPLH  
tPHL  
tPHL  
VOH  
tPLH  
VOH  
1.5V  
2.0V  
1.5V  
0.8V  
VOL  
OUTPUT  
OUTPUT  
VOL  
tR  
tF  
tSK(p)  
= tPHL - tPLH  
OUTPUT SKEW (SAME BANK) — tSK(O1)  
OUPUT SKEW (DIFFERENT BANKS) — tSK(O2)  
3V  
3V  
1.5V  
0V  
1.5V  
0V  
INPUT  
INPUT  
tPHL1  
tPLH1  
tPHLA  
tPLHA  
VOH  
VOH  
OUTPUT 1  
1.5V  
VOL  
VOH  
OUTPUT A  
1.5V  
VOL  
VOH  
tSK(01)  
tSK(02)  
tSK(01)  
tSK(02)  
OUTPUT 2  
OUTPUT B  
1.5V  
VOL  
1.5V  
VOL  
tPLHB  
tPLH2  
= tPLH2 - tPLH1 or tPHL2 - tPHL1  
tPHLB  
tPHL2  
tSK(01)  
tSK(02) = tPLHB - tPLHA or tPHLB - tPHLA  
PART-TO-PART SKEW — tSK(T)  
ENABLE AND DISABLE TIMES  
ENABLE  
DISABLE  
3V  
3V  
CONTROL  
INPUT  
1.5V  
0V  
1.5V  
0V  
INPUT  
PART 1 OUTPUT  
PART 2 OUTPUT  
tPLH1  
tPHL1  
tPZL  
tPLZ  
VOH  
1.5V  
3V  
OUTPUT  
NORMALLY  
LOW  
SWITCH  
CLOSED  
1.5V  
1.5V  
0.3V VOL  
VOL  
VOH  
tPHZ  
tSK(t)  
tSK(t)  
tPZH  
VOH  
0.3V  
OUTPUT  
NORMALLY  
HIGH  
SWITCH  
OPEN  
1.5V  
VOL  
0V  
tPLH2  
tSK(t)  
tPHL2  
tPLH2 - tPLH1 or tPHL2 - tPHL1  
=
5
QS5805T/AT/BT  
GUARANTEEDLOWSKEWCMOSCLOCKDRIVER/BUFFER  
INDUSTRIALTEMPERATURERANGE  
ORDERINGINFORMATION  
XXXX  
XX  
QS  
Package  
Device Type  
Q
SO  
Quarter Size Small Outline Package (SO20-8)  
Small Outline IC (SO20-2)  
5805T  
Guaranteed Low Skew CMOS Clock Driver/Buffer  
5805AT  
5805BT  
CORPORATE HEADQUARTERS  
2975StenderWay  
Santa Clara, CA 95054  
for SALES:  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
www.idt.com*  
*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo, QuickSwitch, and SynchroSwitch are registered trademarks of Integrated Device Technology, Inc.  
6

相关型号:

IDTQS5805ATSO8

Low Skew Clock Driver, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20, SOIC-20
IDT

IDTQS5805BTQ

Low Skew Clock Driver, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20, QSOP-20
IDT

IDTQS5805BTQ8

Low Skew Clock Driver, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20, QSOP-20
IDT

IDTQS5805BTSO

Low Skew Clock Driver, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20, SOIC-20
IDT

IDTQS5806ATQ

Low Skew Clock Driver, 0 True Output(s), 5 Inverted Output(s), CMOS, PDSO20, QSOP-20
IDT

IDTQS5917T-100TJ

PLL Based Clock Driver, 5917 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28, PLASTIC, LCC-28
IDT

IDTQS5917T-100TJ8

PLL Based Clock Driver, 5917 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28, PLASTIC, LCC-28
IDT

IDTQS5917T-100TQ8

PLL Based Clock Driver, 5917 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PDSO28, QSOP-28
IDT

IDTQS5917T-132TJ

PLL Based Clock Driver, 5917 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28, PLASTIC, LCC-28
IDT

IDTQS5917T-132TJ8

PLL Based Clock Driver, 5917 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28, PLASTIC, LCC-28
IDT

IDTQS5917T-132TQ

PLL Based Clock Driver, 5917 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PDSO28, QSOP-28
IDT

IDTQS5917T-132TQ8

PLL Based Clock Driver, 5917 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PDSO28, QSOP-28
IDT