IRDM982 [INFINEON]
Dynamic overcurrent limit per temperature;
| 型号： | IRDM982 |
| 厂家： | 
Infineon |
| 描述： | Dynamic overcurrent limit per temperature |
| 文件： | 总27页 (文件大小：1589K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
IRDM982 Series
IRDM982 Series - IRDM982-025MB, IRDM982-035MB
Complete Motion Controller Module for PM AC fan
Features
Product Summary
•
Complete 250V - 500V 3-phase inverter system in one
chip
No heatsink required
Topology
VOFFSET
3 Phase AC
•
•
≤ 500 V for IRDM982-025MB,
IRDM982-035MB
Permanent Magnet Sinusoidal Motors Control by Hall
sensors
Selectable 4 or 12 pulse output per revolution1)
High efficiency control by quadratic phase advance curve
Internal clock based on external RC
15V single power supply
Control
Phase Advancement control
DC Bus shunt, 3 Hall sensor
•
•
•
•
•
•
•
•
•
•
•
•
Feedback
Temperature
sensor
Integrated
3.3V Integrated Voltage Regulator
Dynamic overcurrent limit per temperature
Overtemperature control
Package
Overspeed protection
Rotor lock detection/protection
Full Three Phase Gate Driver
Integrated Bootstrap Diodes
Undervoltage lockout
Typical Applications
•
Fan motor control
12mm x 12mm PQFN
VBW
VBV
VBU
VBUS
DCBUS+
15V
VCC
XTAL
CLKIN
VDD
HALL1+
HALL1-
HALL2+
HALL2-
HALL3+
HALL3-
U
V
W
High Voltage
Smart IC
Hall Sensor
PG
VSP
EFF
DIR
PGSEL
VSS
COM
DCBUS-
PG
IRDM982-025MB
IRDM982-035MB
VSP
DIR
1) When used with 8 poles motor. In general it is 1 pulse / 3 pulses per electrical revolution.
1 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Table of Contents
INTRODUCTION..............................................................................................................................3
QUALIFICATION INFORMATION...................................................................................................5
IRDM982-025MB / IRDM982-035MB ELECTRICAL CHARACTERISTICS...................................9
LEAD DEFINITIONS......................................................................................................................21
PACKAGE OUTLINE ....................................................................................................................23
PACKAGE MARKING...................................................................................................................25
SOLDERING TEMPERATURE PROFILE.....................................................................................26
2 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Introduction
IRDM982-025MB, IRDM982-035MB are the complete PM motor controller including six power
MOSFET, high voltage integrated circuit, high precision analog circuit and digital control
algorithm. There are three products depending on power rating of internal high voltage MOSFET
listed below:
1) IRDM982-025MB – employs six MOSFET 500V 2A and 600V high voltage IC
2) IRDM982-035MB – employs six MOSFET 500V 3A and 600V high voltage IC
All two products are packaged in the 12 x 12 PQFN package and designed to dissipate the power
loss through a mating PCB without an external heatsink. All two products contain exactly same
control algorithm and analog functions. The controller implements a Hall sensor based control
algorithm for 3-phase sinusoidal permanent magnet motor fan applications. The control also
employs high efficiency PM motor control algorithm based on a quadratic load curve stored in
internal ROM. 16 possible curves are selectable.
All devices have an on-chip voltage regulator to derive the 3.3V, required by the digital logic, from
the 15V (VCC) supply. The 3.3VDC regulated voltage pin is available externally for connection to
Hall-effect sensors. The IC provides low power standby (less than 7mW) mode of operation that
3.3V power is cut off when VSP (Voltage Input) becomes less than 1.15V to provide further power
efficient operation.
An integrated A/D Converter is used to acquire EFF load curve selection, temperature (internal
temp sensing), and the VSP input that sets the voltage applied to the motor.
An internal temperature sensor is interfaced to the ADC and resulting digital conversion data is
used to control the dynamic overcurrent setpoints as well as max overtemperature limit.
The protection functions include a supply under-voltage lockout (3.3V and 15VDC), over-speed
protection, over-temperature limit and Over-current limitation protections. The reset circuitry
includes a Power-On reset block and a reset input.
All devices do not require any programming. Default coefficients and system parameters are
stored in internal ROM. The EFF input pin, used to adapt to specific motor and load to improve
efficiency, can be used by means of two resistor pairs to choose one of 16 pre-stored load curves
in ROM. DIR is a digital input pins which specify the motor direction command (CW or CCW).
All devices have an on-chip PLL to generate internal clocks. The PLL requires an external low
frequency reference clock (32,768 Hz). The clock can be provided through an RC network
connected to CLKIN and XTAL pins.
The IRDM982-025MB, IRDM982-035MB integrate high and low side gate drivers for applications
up to 500V, it includes integrated Bootstrap FET that emulate bootstrap diode function and six
power MOSFETs. The simplified block diagram is shown in Figure 1 in terms of hardware
elements.
3 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Simplified Block Diagram
VSV
VBV VBW
VSU
VBU
VSW
VBUS
15VDC
Dynamic
Overcurrent
Limit
UNDERVOLTAGE
3.3VDC (Analog)
&
VSP
EFF
VSP
VOLTAGE
REGULATOR
ADC
STANDBY
AADV
TEMP
3.3VDC (Digital)
HIGH VOLTAGE
Internal
Temp
sensing
REGISTER
FILE
HDU
U DRIVER (H)
U DRIVER (H)
U DRIVER (H)
ALGORITHM
&
CONTROL
BLOCK
PG
DIR
U
V
POWER-ON
RESET
HDV
PSEL
HALL1+
HALL1-
OVERCURRENT
HDW
System Clock
(10MHz)
CLOCK
PRESCALER
PRE
DRIVERS
HALL2+
HALL2-
W
LDU
HALL3+
HALL3-
U DRIVER (L)
V DRIVER (L)
W DRIVER (L)
Clock
Synthesis
DCO
LDV
DIGITAL (3.3V)
XTAL/RC
Drive
ANALOG (3.3V/15V)
HIGH VOLTAGE
High Voltage
IC
LDW
PLLBYPASS
Figure 1 Simplified Block Diagram
4 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Qualification Information
Industrial†† (per JEDEC JESD 47)
Stress Test ; Preconditioning, Temp Cycle, Autoclave, THB, HTSL, LTSL, IOL,
Qualification Level
MSL3††† (per IPC/JEDEC J-STD-020)
Floor Life
Time ; 168 hours
Moisture Sensitivity Level
PQFN
Conditions ; <30°C/60% RH
Bake conditions ; 125 +5/-0°C,
24 hours minimum
Class B (per JEDEC Standard JESD22-A115)
R1=0Ω, C1=200pF+/-10%
Any part that passes after exposure to an ESD pulse of 200V, but fails after exposure to an
ESD pulse of 400V.
Machine Model
Class 2 (per EIA/JEDEC standard EIA/JESD22-A114)
ESD
R1=1500 +/-1%, C1=100pF+/-10%
Ω
Human Body Model
Any part that passes after exposure to an ESD pulse of 2000V, but fails after exposure to an
ESD pulse of 4000V.
Class IV (per JEDEC standard JESD22-C101
>1000V
Charged Device Model
Class I, Level A (per JESD78)
Testing performed at room temperature ambient.
The failure criteria as defined in table 1.
Yes
IC Latch-Up Test
RoHS Compliant
†
Qualification standards can be found at International Rectifier’s web site http://www.irf.com/
††
Higher qualification ratings may be available should the user have such requirements. Please contact your International
Rectifier sales representative for further information.
††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier
sales representative for further information.
5 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Table 1.
6 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Figure 2.
Figure 3.
Figure 4.
7 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
IRDM982-025MB/-035MB Electrical Characteristics
Absolute Maximum Ratings
Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage
parameters are absolute voltages referenced to VSS unless otherwise stated in the table. The thermal resistance and
power dissipation ratings are measured under board mounted and still air conditions.
Ta=25C, unless otherwise stated.
Symbol
Definition
Min.
1500
1800
Max.
Units
Condition
AC 1 minute
-
-
VISO
Isolation voltage
DC bus voltage
Vrms
AC 1 second
IRDM982-025MB
IRDM982-035MB
-
-
500
630
DCBUS
IRDM982-025MB
IRDM982-035MB
10usec1)
IRDM982-025MB
IRDM982-035MB
VSP=0V, 1 minute,
CO1=CO22)
DCBUSSTAT
DC bus voltage for PWM off 1)
-
900
V
VBU, VBV,
VBW
High-side floating absolute voltage
-0.3
525
VSU, VSV,
VSW
High-side floating supply offset voltage
VB - 25
VB + 0.3
VCC
Low side power supply absolute voltage
Drain current, IRDM982-035MB
Drain current, IRDM982-025MB
-0.3
24
3.9
2.6
-
-
Tc=25°C, Rth=2C/W
Tc=25°C, Rth=3C/W
TW=1ms
A
IVDD
IVSP
VDD current capability
VSP input current
-
-
2
5
mA
VCC -
24
VCC +
0.3
COM
Power Ground
VHCOM
VPG
Hall Sensor input common mode voltage
Open drain output motor evolution pulse
-0.3
-0.3
VDD
VCC+0.3
V
VVSP
Analog input voltage VSP
-0.3
-0.3
-0.3
-
10.0
VDD+0.3
3.6
VDIR
VEFF
Direction, Efficiency curve pins input
voltage
VDD
3.3V voltage regulator output
No short to ground
Package power dissipation @ Tc ≤ +100
PD
5
W
°C1)
TJ
Junction temperature1)
Storage temperature1)
-
150
150
TS
-55
°C
Lead temperature (soldering, 10
TL
-
260
seconds)1)
1) Guarantee by design, not tested at manufacturing
2) Output capacitance between VB-VS and VS-COM are same within +/-1%
8 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
ESD structure
VCC
VZ=5V
25Kohm
25Kohm 25Kohm
25Kohm
VZ=25V
VZ=25V
COM
VSS
VSS
COM
3.3V
VSP
12k ohm +/-30%
70ohm +/-30%
DIR
Vh+=2.0V
Vh-=1.0V
VZ=10V
150k ohm +/-40%
VZ=5V
VSS
EFF
VDD
VSS
33VCAP
3.3V ESD
CLAMP
VZ=5V
500k ohm +/-30%
VSS
VSS
9 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
VBU
VBV
VBW
VCC
LOU
LOV
LOW
HOU
HOV
HOW
VZ=25V
VSS
VSS
U
V
COM
W
VCC
VCC
VZ=25V
VZ=25V
25Kohm +/-30%
COM
PG
VZ=5V
75Kohm +/-30%
VSS
10 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Recommended Operating Conditions
For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute
voltages referenced to VSS unless otherwise stated in the table.
The input/output logic timing diagram is shown in Fig. 1.
The VS and VSS offset rating are tested with all supplies biased at a 15 V (VCC) differential / 3.3V (VDD).
Power up and down sequences are not dependent on the order of VCC, DCBUS, and VSP for proper operation to start or
stop.
Symbol
Definition
Min.
Typ
Max.
Units
Condition
IRDM982-025MB
IRDM982-035MB
VU, VV, VW
PWM output motor voltage1)
100
320
450
V
-50
-50
0
0
500
250
Transient PWM output
VPWMTR
50ns transient period
motor voltage †1)
Fc=20kHz, DCBUS=300V,
IO=140mArms, no heatsink,
Ta=40C, IRDM982-025MB
Fc=20kHz, DCBUS=300V,
IO=200mArms, no heatsink,
Ta=40C, IRDM982-035MB
-
50
60
-
PO
Output power1)
W
-
-
VCC
VCOM
Low side supply voltage
COM-VSS voltage
13.51)
-5
15
0
16.51)
5
Hall sensor input voltage
COMMON MODE
Direction, Efficiency curve
selection input pin voltage
Open drain output motor
evolution pulse
VHCOM
0.6
0
-
-
2.9
VDIR, VEFF
VDD
V
VPG
0
0
-
-
-
VCC
9.8
VVSP
VDD
VSP input voltage
3.3V voltage regulator
output
3.0
3.6
Io=2mA
3.3V voltage regulator
VSP<1,15V for more than 5 s,
Cout=20pF
VDDstby
0
-
0.8
output when in stand by1)
IVDD
VDD current capability
Capacitor at VDD
-
-
-
2
mA
uF
TW=1ms
CVDD
2.2
22
RCLKIN=57.6KΩ, CCLKIN=270pF
FCLKIN=38.99kHz
RCLKIN=75KΩ, CCLKIN=270pF
FCLKIN=30.31kHz
RCLKIN=95.3KΩ, CCLKIN=270pF
FCLKIN=24.07kHz
FCRmax
FCRtyp
FCRmin
Carrier frequency
Carrier frequency
Carrier frequency
23.3k
18.1k
14.5k
23.9k
18.5k
14.7k
24.5k
18.9k
15.0k
Hz
R=75kohm with C=270pF,
CPCB=0pF Fc=18.83kHz
R=75kohm with C=270pF,
CPCB=5pF Fc=18.50kHz
R=39.2kohm with C=470pF,
CPCB=0pF Fc=20.75kHz
R=39.2kohm with C=470pF,
CPCB=5pF Fc=20.54kHz
75K
39.2K
RCLKIN
Resistor for RC oscillator2)
-
-
Ω
270
470
CCLKIN
TA
Capacitor for RC oscillator2)
Ambient temperature1)
-
-
pF
°C
-40
125
†Operational for transient negative VS of - 50 V with a 50 ns pulse width is guaranteed by design. Refer to the Application
Information section of this datasheet for more details.
1) Guarantee by design, not tested at manufacturing
2) Carrier Frequency is calculated by the following.
FC=1/(((R+50)×(C+5×10-12+CPCB)+900×10-9)×2.466)
CPCB : Board layout capacitance
11 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Static Electrical Characteristics
(VCC-COM) = (VB-VS) = 15 V. TA = 25°C unless otherwise specified. The VSP and IIN parameters are referenced to VSS
and are applicable to all six channels. The VO and IO parameters are referenced to respective VS and COM and are
applicable to the respective output leads HO or LO. The VCCUV parameters are referenced to VSS. The VBSUV parameters
are referenced to VS.
Symbol
Definition
Min
Typ
70
Max
Units
Test Conditions
DC bus to COM leakage current, IRDM982-035MB
DC bus to COM leakage current, IRDM982-025MB
-
-
200
100
IDSS
uA
50
VF
IF=1A
MOSFET body diode voltage, IRDM982-025MB
MOSFET body diode voltage, IRDM982-035MB
VDD voltage
-
-
1.02)
1.02)
3.6
VDD
VIH
VIL
3.0
3.3
Io=2mA
Logic “1” input voltage
Logic “0” input voltage
2.5
-
-
-
-
0.8
Active to Standby mode VSP input negative going
thresholds
Standby to Active mode VSP input positive going
thresholds
VSPstbylow
VSPstbyhigh
1.05
1.3
1.15
1.4
1.25
1.5
V
VSPstbyhys
VSPmin
Standby mode VSP hysteresis
VSP 0%duty
0.1
1.9
5.2
0.25
2.1
0.4
2.3
5.6
VSPmax
VSP 100%duty
5.4
VSP6step
enter
500 ms continuously
above threshold
200 ms continuously
below threshold
VSP voltage that ensures enter in 6 step mode
VSP voltage that ensures exit from 6 step mode
8.0
8.0
8.8
8.8
9.68
9.68
VSP6step exit
VHCOM
VHDIF
VNOG
VHOO
Hall sensor input voltage COMMON MODE
Hall sensor input voltage DIFFERENTIAL MODE
Hall sensor input OP amp open loop gain1)
Hall sensor input OP amp offset1)
0.6
0.03
60
2
0.5
-
2.9
2.5
80
-
dB
Ta=-40 – 125C
-
1
mV
Hall sensor input Schmitt Trigger input buffer
VIHSTH
VHST+
VHST-
-
-
-
1
2
1
-
-
-
hysteresis1)
Hall sensor input Digital Schmitt Trigger input
buffer positive going voltage1)
Hall sensor input Digital Schmitt Trigger input
buffer negative going voltage1)
VCLKIN,TH+
VCLKIN,TH-
CLKIN positive going threshold
CLKIN negative going threshold
2.5
-
-
-
-
0.8
V
VCC supply undervoltage positive going
Threshold
VCC,UVTH+
8
8.9
9.8
VCC supply undervoltage negative going
Threshold
VCC,UVTH-
VCC,UVHYS
VBS,UVTH+
7.4
0.3
8
8.2
0.7
8.9
9
-
VCC supply undervoltage hysteresis
VBS supply undervoltage positive going
Threshold
9.8
VBS supply undervoltage negative going
Threshold
VBS, UVTH-
VBS,UVHYS
VILIM1
7.4
0.3
450
8.2
0.7
520
9
-
V
VBS supply undervoltage hysteresis
Current Limit Input voltage 1 3)
Tc<116C
590
Tc=116<132C
Tc=132-<140C
VILIM2
VILIM3
Current Limit Input voltage 2 3)
Current Limit Input voltage 3 3)
300
200
375
250
450
300
mV
12 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
VROCKILIM
VILIMHYS
TOT+
Current Limit input voltage at Rotor Lock
Current Limit Input voltage hysteresis
Positive going overtemperature limit
Negative going overtemperature limit
Temp sensor absolute accuracy
Temp sensor resolution1)
200
250
60
300
-
-
130
140
105
-
150
115
12
°C
TOT-
95
TAC
0
TES
0
-
3.25
24
ICC
Vcc current
-
13
mA
ICCSTDBY
IVDD
Vcc current at standby
-
-
0.10
-
0.20
2
3.3V output current
CVDD
External capacitor for VDD1)
PWM pulse width resolution
Internal modulator amplitude resolution1)
PWM carrier frequency
2.2
-
-
22
uF
PWMRES
MODRESINT
Fc
500
1686
20
-
Counts 100ns resolution
-
-
19.6
29.6
20.4
30.9
kHz CLKIN=32.768kHz
R=75kohm, C=270pF
FXTAL
XTAL pin frequency1)
30.3
R=40.2kohm,
C=470pF
32.2
32.8
220
1.5
6
33.5
-
RBS
Ron internal bootstrap diode
-
-
Ω
VSP<1.15V,
mW
PDSTBY
IDRV+
Standby power dissipation
3.0
DCBUS=0V
Internal driver gate drive sourcing current1)
Internal driver gate drive sinking current1)
Ron of SPDFBK pin
VDRV =0 V,PW ≤10 µs
mA
VDRV =15 V,
PW ≤10 µs
IDRV-
-
-
-
-
160
50
3
-
RONSPDFBK
100
Ω
IRDM982-025MB
-
-
Rthj-c
Thermal resistance, junction to case1)
°C /W
2
IRDM982-035MB
1) Guaranteed by design, not tested at manufacturing
2) Tested at wafer probe
3) VILIM1,2,3 thresholds are tested at 25 degC. Temperature range is based on characterization only.
13 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Dynamic Electrical Characteristics
VCC= VB = 15 V, VS = VSS = COM, TA = 25°C, and CL = 1000 pF unless otherwise specified.
Symbol
Definition
Min
Typ
Max
Units
Test Conditions
IRDM982-025MB, TJ=25°C,
tSC<20µs
-
3
-
V+= 320V, VCC=15V
ICSC
Short Circuit Drain Current1)
A
IRDM982-035MB, TJ=25°C,
tSC<20µs
-
5
-
-
-
V+= 320V, VCC=15V
V+= 300V(IRDM982-025MB,-
35MB), VCC=+15V to 0V, line
to line short
SCSOA
Short Circuit duration period1)
20000
ns
tRR
Reverse recovery time 1)
-
-
80
-
-
ns
ns
ID=1A, di/dt=100A/us
tILIM
ILIM to PWM current limit propagation delay
3000
CLOAD = 1nF, FCLKIN =32.768kHz
VILIM=2V, Ta=25C
500
1000
1700
tILIMFIL
ILIM filter time1)
400
600
-
800
1200
1500
1400
2000
-
VILIM=2V, Ta=125C
VILIM=2V, Ta=-40C
ns
tHFILA
Hall differential input analog filter1)
tHFILD
tHALLSAT
tHALLPG
Hall input digital filter delay1)
-
-
-
2500
5000
5000
-
-
-
FCLKIN =32.768kHz
HALL input response time from saturation1)
HALL input to PG output propagation delay
FCLKIN =32.768kHz
CVDD=2.2uF, VSP=05.4V,
FCLKIN =32.768kHz
tVSPACT
VSP standby to PWM active time
14.0
17.5
22.0
ms
VSP from 1.8V to 2.6V,
FCLKIN =32.768kHz
CVDD=2.2uF, VSP=20V,
FCLKIN =32.768kHz
VSP>2.1V, |Elec freq|<3Hz,
FCLKIN =32.768kHz
TVSPONDELAY
tVDDHOLD
VSP active to PWM duty active
VDD hold time at standby1)
2.0
4.9
3.5
5.0
5.0
5.1
S
tRLOCKDETECT
DT
Rotor Lock detect time1)
Deadtime
4.9
5
5.1
-
-
1000
400
-
-
FCLKIN =32.768kHz
Not a final output of a part ,
FCLKIN =32.768kHz
PWHIN
Internal high side minimum pulse width
ns
Not a final output of a part ,
FCLKIN =32.768kHz
PWLIN
Internal low side minimum pulse width
Over speed1)
-
-
100
200
-
-
SPDOVER
FCLKIN =32.768kHz
1 consecutive electrical angle
update period, FCLKIN
=32.768kHz
Block commutation to sine PWM change
speed1)
SPDPWMCHG
-
3
-
Hz
SPDEFF1
SPDEFF2
EFF bending point 1 speed1)
EFF bending point 2 speed1)
-
-
33.33
83.33
-
-
FCLKIN =32.768kHz
FCLKIN =32.768kHz
1) Guaranteed by design, not tested at manufacturing
14 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Figures of Input Circuit and Table
The following Figure shows the interconnect bonding among the HVIC and MOSFETs within a package.
VSV
VBV
VSU
VBU
VSW
VBW
DCBUS
HOU
U DRIVER (H)
V DRIVER (H)
W DRIVER (H)
Genie HVIC PAD
IRDM981 PQFN
package pin
HOV
HOW
U
V
LOW SIDE DRIVERS
VCC
W
LOU
LOV
High Side
PWM Off
Or
Overcurrent Limit
Comparator
PWM all off
LOW
Figure 11 Connection diagram of VSS/COM and power pins/pads
15 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
The following Figures show the VSP input mapping, the Hall sensor input circuit, and the ISENSE pin input
filter circuit.
VMOD
100%
(ADC=511)
0%
(ADC=199)
VSP
5.4V 6.0V
2.1V
Figure 12 VSP Range and Thresholds
Hysteresis
comparator
High Gain
OP amp
900kohm
900kohm
HALL1,2,3+
HALL1,2,3-
1.8pF
Gain: 80dB typ
Hyst: 75 mV typ
Figure 13 Hall sensor input circuit
VCC
Super Clamp
ESD diode
High Side
PWM Off/Low
side all on
or
Hardware
comparator
25kW
25k
W
COM
PWM all off
500K
2pF
25k
W
5V zener
Dynamic threshold
VSS
25kW
Figure 14 COM pin current limit comparator and analog filter
16 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Load Curves
The following Table shows EFF pin mapping between input voltage and the advanced angle in degree per
50Hz of fundamental electrical frequency. Phase advance is by design clamped to be lower than 45 degrees
at every frequency. At frequencies above 100 Hz the advancement is constant and it is kept to the same
value at 100Hz.
Select
Degree/50Hz
Frequency [Hz] @
advance=45deg
64.22
EFF input
EFF digital input
15
14
13
12
11
10
9
8
7
6
5
25.49
24.15
22.81
21.47
20.12
18.78
17.44
16.10
14.76
13.42
12.07
3.094V – 3.300V
2.888V – 3.087V
2.681V – 2.881V
2.475V – 2.675V
2.269V – 2.469V
2.063V – 2.262V
1.856V – 2.056V
1.650V – 1.850V
1.444V – 1.644V
1.238V – 1.437V
1.031V – 1.231V
0.825V – 1.025V
152
144
136
128
120
112
104
96
88
80
72
64
65.75
68.04
70.34
72.63
75.69
78.75
81.80
87.16
92.51
99.39
4
Advance=40deg
above 100Hz
Advance=35deg
above 100Hz
Advance=30deg
above 100Hz
Advance=25deg
above 100Hz
Advance=20deg
above 100Hz
10.73
9.39
8.05
3
0.619V – 0.819V
0.413V – 0.612V
0.206V – 0.406V
0.000V – 0.200V
56
48
40
32
2
1
6.71
5.37
Default = 0
Table 2a EFF Parameters Selection
Load curves for 4 poles motor
17 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Load curves for 6 poles motor
Load curves for 8 poles motor
18 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Lead Definitions
Symbol
Pin #
10
Description
VSP
PG
Voltage Set Point analog input. Provides the value of the PWM modulation index to the controller.
Provides speed feedback to through pulses per revolution. It is an open drain output 15V tolerant.
Output is a square wave of a 3 pulses per electrical cycle of fundamental frequency
14
DIR
EFF
15
9
Motor Direction Input (internally pulled up high = UVW)
Load curve selection parameter Input for efficiency improvement
Clock buffer output
XTAL
CLKIN
VSS
40
1
Clock buffer input
11
Logic ground
COM
16,17 Analog input ITRIP and Power Ground and Low side MOSFET cource
VCC
HALL1+
HALL1-
HALL2+
HALL2-
HALL3+
HALL3-
VDD
13
4
15V supply voltage
Hall sensor 1 positive input
Hall sensor 1 negative input
Hall sensor 2 positive input
Hall sensor 2 negative input
Hall sensor 3 positive input
Hall sensor 3 negative input
3.3V output
3
6
5
8
7
2
U
18,19 U phase output
20,21 V phase output
V
22,23,24,
W phase output
25,26
W
VBU
VBV
VBW
VSU
VSV
VSW
37
38
39
36
35
Phase U High side Bootstrap capacitor positive
Phase V High side Bootstrap capacitor positive
Phase W High side Bootstrap capacitor positive
Phase U High side Bootstrap capacitor negative
Phase V High side Bootstrap capacitor negative
Phase W High side Bootstrap capacitor negative
34
27,28,29,
DCBUS 30,31,32, DC Bus voltage
33
19 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Lead Assignments
VBUS
29
W
25
26
27
28
30
31
32
24
23
VBUS
33
W
VSW
VSV
VSU
34
35
36
22
21
20
Back Side View
V
37 VBU
VBV
38
39
19
18
U
VBW
40 XTAL
N
I
L
L
L
L
L
L
M
L
5
L
L
C
L
S
V
P
10
V
K
L
7
L
17
15
14
13
12
9
F
E
8
6
4
3
2
1
R
S
16
11
O
I
A
L
A
A
A
C
S
S
A
A
D
S
F
C
D
G
H
H
H
C
V
H
H
H
D
V
P
V
2
-
2
+
1
+
1
-
3
-
3
+
20 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Package Outline
21 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Dimension in mm2
22 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Package Marking
Part number
IRDM982-025MB
IRDM982-035MB
Internal MOSFET
500V 2A
500V 3A
23 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Tape and Reel Details
24 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
25 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Soldering temperature profile
The following soldering temperature profile is recommended. Any temperature which may exceed those
indicated below is not recommended and may cause a permanent damage to the physical component such
as deformation.
Max
260C
221C
200C
60-150second
150C
60-80second
Figure 13 Recommended soldering temperature profile
Condition
Value
3°C
6°C
Remark
Temperature rise rate
Temperature fall rate
Number of reflow
2
Manual soldering temperature
Manual soldering time
260°C
10 second
Table 3 Recommended soldering reflow condition
26 www.irf.com
© 2015 International Rectifier
April 8, 2015
IRDM982 Series
Data and Specifications are subject to change without notice
233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information
27 www.irf.com
© 2015 International Rectifier
April 8, 2015
相关型号：
©2020 ICPDF网 联系我们和版权申明