SAF-XC161CS-32F40FBB-ATR [INFINEON]
Microcontroller, 16-Bit, FLASH, 40MHz, CMOS, PQFP144, TQFP-144;
| 型号： | SAF-XC161CS-32F40FBB-ATR |
| 厂家： | 
Infineon |
| 描述： | Microcontroller, 16-Bit, FLASH, 40MHz, CMOS, PQFP144, TQFP-144 时钟 微控制器 外围集成电路 |
| 文件： | 总87页 (文件大小：1247K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Data Sheet, V1.2, Aug. 2006
XC161CS-32F
16-Bit Single-Chip Microcontroller
with C166SV2 Core
Microcontrollers
Edition 2006-08
Published by
Infineon Technologies AG
81726 München, Germany
© Infineon Technologies AG 2006.
All Rights Reserved.
Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of conditions or
characteristics (“Beschaffenheitsgarantie”). With respect to any examples or hints given herein, any typical values
stated herein and/or any information regarding the application of the device, Infineon Technologies hereby
disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-
infringement of intellectual property rights of any third party.
Information
For further information on technology, delivery terms and conditions and prices please contact your nearest
Infineon Technologies Office (www.infineon.com).
Warnings
Due to technical requirements components may contain dangerous substances. For information on the types in
question please contact your nearest Infineon Technologies Office.
Infineon Technologies Components may only be used in life-support devices or systems with the express written
approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure
of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support
devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain
and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may
be endangered.
Data Sheet, V1.2, Aug. 2006
XC161CS-32F
16-Bit Single-Chip Microcontroller
with C166SV2 Core
Microcontrollers
XC161CS-32F
Derivatives
XC161
Revision History: V1.2, 2006-08
Previous Version(s):
V1.1, 2005-06
V1.0, 2004-11
Page
12
Subjects (major changes since last revision)
Description of the TRST signal modified.
17
21
50
Footnote added about pins XTAL1/XTAL3 belonging to VDDI power domain.
Emulation Program SRAM (EPSRAM) introduced in the memory map.
Instructions Set Summary improved.
57
82
Footnote added about amplitude at XTAL1 pin.
Green package added.
82
Thermal Resistance: RTHA replaced by RΘJC and RΘJL because RTHA
strongly depends on the external system (PCB, environment). PDISS
removed, because no static parameter, but derived from thermal
resistance.
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
mcdocu.comments@infineon.com
Data Sheet
V1.2, 2006-08
XC161CS-32F
Derivatives
Table of Contents
Table of Contents
1
Summary of Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2
General Device Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Pin Configuration and Definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.1
2.2
3
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Memory Subsystem and Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
External Bus Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Central Processing Unit (CPU) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Interrupt System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
On-Chip Debug Support (OCDS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Capture/Compare Units (CAPCOM1/2) . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
General Purpose Timer (GPT12E) Unit . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Real Time Clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
A/D Converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Asynchronous/Synchronous Serial Interfaces (ASC0/ASC1) . . . . . . . . . . 42
High Speed Synchronous Serial Channels (SSC0/SSC1) . . . . . . . . . . . . 43
TwinCAN Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
IIC Bus Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Watchdog Timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Clock Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Parallel Ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
3.1
3.2
3.3
3.4
3.5
3.6
3.7
3.8
3.9
3.10
3.11
3.12
3.13
3.14
3.15
3.16
3.17
3.18
4
Electrical Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
General Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
DC Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Analog/Digital Converter Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
AC Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Definition of Internal Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
On-chip Flash Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
External Clock Drive XTAL1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Testing Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
External Bus Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
4.1
4.2
4.3
4.4
4.4.1
4.4.2
4.4.3
4.4.4
4.4.5
5
Package and Reliability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
Packaging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
Flash Memory Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
5.1
5.2
Data Sheet
3
V1.2, 2006-08
16-Bit Single-Chip Microcontroller with C166SV2 Core
XC166 Family
XC161
1
Summary of Features
• High Performance 16-bit CPU with 5-Stage Pipeline
– 25 ns Instruction Cycle Time at 40 MHz CPU Clock (Single-Cycle Execution)
– 1-Cycle Multiplication (16 × 16 bit), Background Division (32 / 16 bit) in 21 Cycles
– 1-Cycle Multiply-and-Accumulate (MAC) Instructions
– Enhanced Boolean Bit Manipulation Facilities
– Zero-Cycle Jump Execution
– Additional Instructions to Support HLL and Operating Systems
– Register-Based Design with Multiple Variable Register Banks
– Fast Context Switching Support with Two Additional Local Register Banks
– 16 Mbytes Total Linear Address Space for Code and Data
– 1024 bytes On-Chip Special Function Register Area (C166 Family Compatible)
• 16-Priority-Level Interrupt System with 73 Sources, Sample-Rate down to 50 ns
• 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via
Peripheral Event Controller (PEC), 24-Bit Pointers Cover Total Address Space
• Clock Generation via on-chip PLL (factors 1:0.15 … 1:10), or
via Prescaler (factors 1:1 … 60:1)
• On-Chip Memory Modules
– 2 Kbytes On-Chip Dual-Port RAM (DPRAM)
– 4 Kbytes On-Chip Data SRAM (DSRAM)
– 6 Kbytes On-Chip Program/Data SRAM (PSRAM)
– 256 Kbytes On-Chip Program Memory (Flash Memory)
• On-Chip Peripheral Modules
– 12-Channel A/D Converter with Programmable Resolution (10-bit or 8-bit) and
Conversion Time (down to 2.55 µs or 2.15 µs)
– Two 16-Channel General Purpose Capture/Compare Units (32 Input/Output Pins)
– Multi-Functional General Purpose Timer Unit with 5 Timers
– Two Synchronous/Asynchronous Serial Channels (USARTs)
– Two High-Speed-Synchronous Serial Channels
– On-Chip TwinCAN Interface (Rev. 2.0B active) with 32 Message Objects
(Full CAN/Basic CAN) on Two CAN Nodes, and Gateway Functionality
– IIC Bus Interface (10-bit addressing, 400 kbit/s) with 3 Channels (multiplexed)
– On-Chip Real Time Clock, Driven by Dedicated Oscillator
• Idle, Sleep, and Power Down Modes with Flexible Power Management
• Programmable Watchdog Timer and Oscillator Watchdog
Data Sheet
4
V1.2, 2006-08
XC161CS-32F
Derivatives
Summary of Features
• Up to 12 Mbytes External Address Space for Code and Data
– Programmable External Bus Characteristics for Different Address Ranges
– Multiplexed or Demultiplexed External Address/Data Buses
– Selectable Address Bus Width
– 16-Bit or 8-Bit Data Bus Width
– Five Programmable Chip-Select Signals
– Hold- and Hold-Acknowledge Bus Arbitration Support
• Up to 99 General Purpose I/O Lines,
partly with Selectable Input Thresholds and Hysteresis
• On-Chip Bootstrap Loader
• Supported by a Large Range of Development Tools like C-Compilers, Macro-
Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators,
Logic Analyzer Disassemblers, Programming Boards
• On-Chip Debug Support via JTAG Interface
• 144-Pin Green TQFP Package, 0.5 mm (19.7 mil) pitch (RoHS compliant)
Ordering Information
The ordering code for Infineon microcontrollers provides an exact reference to the
required product. This ordering code identifies:
• the derivative itself, i.e. its function set, the temperature range, and the supply voltage
• the package and the type of delivery.
For the available ordering codes for the XC161 please refer to your responsible sales
representative or your local distributor.
Note: The ordering codes for Mask-ROM versions are defined for each product after
verification of the respective ROM code.
This document describes several derivatives of the XC161 group. Table 1 enumerates
these derivatives and summarizes the differences. As this document refers to all of these
derivatives, some descriptions may not apply to a specific product.
For simplicity all versions are referred to by the term XC161 throughout this document.
Data Sheet
5
V1.2, 2006-08
XC161CS-32F
Derivatives
Summary of Features
Table 1
XC161 Derivative Synopsis
Derivative1)
Temp.
Range
Program
Memory
On-Chip RAM
Interfaces
Standard Devices2)
SAK-XC161CS-32F40F -40 °C to 256Kbytes 2 Kbytes DPRAM, ASC0, ASC1,
SAK-XC161CS-32F20F 125 °C
Flash
4 Kbytes DSRAM, SSC0, SSC1,
6 Kbytes PSRAM CAN0, CAN1,
IIC
SAF-XC161CS-32F40F
SAF-XC161CS-32F20F
-40 °C to
85 °C
Grade A Devices2)
SAK-XC161CS-32F40F -40 °C to 256Kbytes 2 Kbytes DPRAM, ASC0, ASC1,
SAK-XC161CS-32F20F 125 °C
Flash
4 Kbytes DSRAM, SSC0, SSC1,
6 Kbytes PSRAM CAN0, CAN1,
IIC
SAF-XC161CS-32F40F
SAF-XC161CS-32F20F
-40 °C to
85 °C
1) This Data Sheet is valid for devices starting with and including design step BB.
2) The Flash speed grading indicates the access time to the on-chip Flash module. According to this access time
Flash waitstates must be selected (bitfield WSFLASH in register IMBCTRL) according to the intended
operating frequency. For more details, please refer to Section 4.4.2.
Grade A devices are identified by “Grade A” in the fourth line of the chip marking.
Data Sheet
6
V1.2, 2006-08
XC161CS-32F
Derivatives
General Device Information
2
General Device Information
2.1
Introduction
The XC161 derivatives are high-performance members of the Infineon XC166 Family of
full featured single-chip CMOS microcontrollers. These devices extend the functionality
and performance of the C166 Family in terms of instructions (MAC unit), peripherals, and
speed. They combine high CPU performance (up to 40 million instructions per second)
with high peripheral functionality and enhanced IO-capabilities. They also provide clock
generation via PLL and various on-chip memory modules such as program Flash,
program RAM, and data RAM.
VAREF
VDDI/P
VAGND
VSSI/P
PORT0
16 bit
XTAL1
XTAL2
XTAL3
XTAL4
NMI
RSTIN
RSTOUT
EA
READY
ALE
RD
WR/WRL
Port 5
12 bit
PORT1
16 bit
Port 2
8 bit
Port 3
15 bit
XC161
Port 4
8 bit
Port 20
6 bit
Port 6
8 bit
Port 7
4 bit
Port 9
6 bit
TRST JTAG Debug
5 bit 2 bit
MCA05554
Figure 1
Logic Symbol
Data Sheet
7
V1.2, 2006-08
XC161CS-32F
Derivatives
General Device Information
2.2
Pin Configuration and Definition
The pins of the XC161 are described in detail in Table 2, including all their alternate
functions. Figure 2 summarizes all pins in a condensed way, showing their location on
the 4 sides of the package. E*) and C*) mark pins to be used as alternate external
interrupt inputs, C*) marks pins that can have CAN interface lines assigned to them.
N.C.
N.C.
1
2
3
108
107
106
N.C.
N.C.
P20.12/RSTOUT
P0H.1/AD9
NMI
4
5
105
104
P0H.0/AD8
VSSP
VSSP
VDDP
VDDP
6
103
102
101
100
99
P6.0/CS0/CC0IO
P6.1/CS1/CC1IO
P6.2/CS2/CC2IO
P6.3/CS3/CC3IO
P6.4/CS4/CC4IO
P6.5/HOLD/CC5IO
P6.6/HLDA/CC6IO
P6.7/BREQ/CC7IO
P7.4/CC28IO/C*)
P7.5/CC29IO/C*)
P7.6/CC30IO/C*)
7
P0L.7/AD7
P0L.6/AD6
P0L.5/AD5
P0L.4/AD4
P0L.3/AD3
P0L.2/AD2
P0L.1/AD1
P0L.0/AD0
P20.5/EA
8
9
10
11
12
13
14
15
16
17
18
98
97
96
95
94
93
P20.4/ALE
P20.2/READY
P20.1/WR/WRL
92
P7.7/CC31IO/C*)
VSSP
91
XC161
19
20
90
89
P20.0/RD
VDDP
VSSP
VDDP
P9.0/SDA0/CC16IO/C*)
P9.1/SCL0/CC17IO/C*)
P9.2/SDA1/CC18IO/C*)
P9.3/SCL1/CC19IO/C*)
P9.4/SDA2/CC20IO
21
22
23
24
25
26
27
28
29
30
31
32
33
88
87
86
85
84
83
82
81
80
79
78
77
76
P4.7/A23/C*)
P4.6/A22/C*)
P4.5/A21/C*)
P4.4/A20/C*)
P4.3/A19
P9.5/SCL2/CC21IO
VSSP
P4.2/A18
VDDP
P4.1/A17
P5.0/AN0
P5.1/AN1
P5.2/AN2
P5.3/AN3
P5.4/AN4
P4.0/A16
VSSI
VDDI
P3.15/CLKOUT/FO
P3.13/SCLK0/E*)
P5.5/AN5
34
35
75
74
P3.12/BHE/WRH/E*)
TMS
VSSP
VSSP
36
73
TDO
MCP05390
Figure 2
Pin Configuration (top view)
Data Sheet
8
V1.2, 2006-08
XC161CS-32F
Derivatives
General Device Information
Table 2
Pin Definitions and Functions
Pin Input Function
Sym-
bol
Num. Outp.
P20.12 3
IO
I
For details, please refer to the description of P20.
NMI
4
Non-Maskable Interrupt Input. A high to low transition at this
pin causes the CPU to vector to the NMI trap routine. When
the PWRDN (power down) instruction is executed, the NMI
pin must be low in order to force the XC161 into power down
mode. If NMI is high, when PWRDN is executed, the part will
continue to run in normal mode.
If not used, pin NMI should be pulled high externally.
P6
IO
Port 6 is an 8-bit bidirectional I/O port. Each pin can be
programmed for input (output driver in high-impedance
state) or output (configurable as push/pull or open drain
driver). The input threshold of Port 6 is selectable (standard
or special).
The Port 6 pins also serve for alternate functions:
P6.0
P6.1
P6.2
P6.3
P6.4
P6.5
P6.6
7
O
CS0
Chip Select 0 Output,
I/O
O
CC0IO
CS1
CAPCOM1: CC0 Capture Inp./Compare Output
Chip Select 1 Output,
8
I/O
O
CC1IO
CS2
CAPCOM1: CC1 Capture Inp./Compare Output
Chip Select 2 Output,
9
I/O
O
CC2IO
CS3
CAPCOM1: CC2 Capture Inp./Compare Output
Chip Select 3 Output,
10
11
12
13
I/O
O
CC3IO
CS4
CAPCOM1: CC3 Capture Inp./Compare Output
Chip Select 4 Output,
I/O
I
CC4IO
HOLD
CC5IO
HLDA
CAPCOM1: CC4 Capture Inp./Compare Output
External Master Hold Request Input,
CAPCOM1: CC5 Capture Inp./Compare Output
Hold Acknowledge Output (master mode) or
Input (slave mode),
I/O
O/I
I/O
O
I/O
CC6IO
BREQ
CC7IO
CAPCOM1: CC6 Capture Inp./Compare Output
Bus Request Output,
P6.7
14
CAPCOM1: CC7 Capture Inp./Compare Output
Data Sheet
9
V1.2, 2006-08
XC161CS-32F
Derivatives
General Device Information
Table 2
Pin Definitions and Functions (cont’d)
Sym-
Pin
Input Function
bol
Num. Outp.
P7
IO
Port 7 is a 4-bit bidirectional I/O port. Each pin can be
programmed for input (output driver in high-impedance
state) or output (configurable as push/pull or open drain
driver). The input threshold of Port 7 is selectable (standard
or special).
Port 7 pins provide inputs/outputs for CAPCOM2 and serial
interface lines.1)
P7.4
P7.5
P7.6
P7.7
15
16
17
18
I/O
CC28IO
CAPCOM2: CC28 Capture Inp./Compare Outp.,
I
I
CAN2_RxD CAN Node 2 Receive Data Input,
EX7IN
CC29IO
Fast External Interrupt 7 Input (alternate pin B)
CAPCOM2: CC29 Capture Inp./Compare Outp.,
I/O
O
I
CAN2_TxD CAN Node 2 Transmit Data Output,
EX6IN
CC30IO
Fast External Interrupt 6 Input (alternate pin B)
CAPCOM2: CC30 Capture Inp./Compare Outp.,
I/O
I
CAN1_RxD CAN Node 1 Receive Data Input,
I
EX7IN
CC31IO
Fast External Interrupt 7 Input (alternate pin A)
CAPCOM2: CC31 Capture Inp./Compare Outp.,
I/O
O
I
CAN1_TxD CAN Node 1 Transmit Data Output,
EX6IN
Fast External Interrupt 6 Input (alternate pin A)
Data Sheet
10
V1.2, 2006-08
XC161CS-32F
Derivatives
General Device Information
Table 2
Pin Definitions and Functions (cont’d)
Sym-
Pin
Input Function
bol
Num. Outp.
P9
IO
Port 9 is a 6-bit bidirectional I/O port. Each pin can be
programmed for input (output driver in high-impedance
state) or output (configurable as push/pull or open drain
driver). The input threshold of Port 9 is selectable (standard
or special).
The following Port 9 pins also serve for alternate functions:1)
P9.0
P9.1
P9.2
P9.3
21
22
23
24
I/O
I
CC16IO
CAPCOM2: CC16 Capture Inp./Compare Outp.,
CAN2_RxD CAN Node 2 Receive Data Input,
I/O
I/O
O
SDA0
CC17IO
IIC Bus Data Line 0
CAPCOM2: CC17 Capture Inp./Compare Outp.,
CAN2_TxD CAN Node 2 Transmit Data Output,
I/O
I/O
I
SCL0
CC18IO
IIC Bus Clock Line 0
CAPCOM2: CC18 Capture Inp./Compare Outp.,
CAN1_RxD CAN Node 1 Receive Data Input,
I/O
I/O
O
SDA1
CC19IO
IIC Bus Data Line 1
CAPCOM2: CC19 Capture Inp./Compare Outp.,
CAN1_TxD CAN Node 1 Transmit Data Output,
I/O
I/O
I/O
I/O
I/O
SCL1
CC20IO
SDA2
IIC Bus Clock Line 1
CAPCOM2: CC20 Capture Inp./Compare Outp.,
IIC Bus Data Line 2
P9.4
P9.5
25
26
CC21IO
SCL2
CAPCOM2: CC21 Capture Inp./Compare Outp.,
IIC Bus Clock Line 2
P5
I
Port 5 is a 12-bit input-only port.
The pins of Port 5 also serve as analog input channels for the
A/D converter, or they serve as timer inputs:
P5.0
P5.1
P5.2
P5.3
P5.4
P5.5
P5.6
P5.7
P5.12
P5.13
P5.14
P5.15
29
30
31
32
33
34
39
40
43
44
45
46
I
I
I
I
I
I
I
I
I
I
I
I
AN0
AN1
AN2
AN3
AN4
AN5
AN6
AN7
AN12,
AN13,
AN14,
AN15,
T6IN
T5IN
GPT2 Timer T6 Count/Gate Input
GPT2 Timer T5 Count/Gate Input
T4EUD GPT1 Timer T4 Ext. Up/Down Ctrl. Inp.
T2EUD GPT1 Timer T2 Ext. Up/Down Ctrl. Inp.
Data Sheet
11
V1.2, 2006-08
XC161CS-32F
Derivatives
General Device Information
Table 2
Pin Definitions and Functions (cont’d)
Sym-
Pin
Input Function
bol
Num. Outp.
P2
IO
Port 2 is an 8-bit bidirectional I/O port. Each pin can be
programmed for input (output driver in high-impedance
state) or output (configurable as push/pull or open drain
driver). The input threshold of Port 2 is selectable (standard
or special).
The following Port 2 pins also serve for alternate functions:
P2.8
49
50
51
52
53
54
55
56
I/O
CC8IO
EX0IN
CC9IO
EX1IN
CC10IO
EX2IN
CC11IO
EX3IN
CC12IO
EX4IN
CC13IO
EX5IN
CC14IO
EX6IN
CC15IO
EX7IN
T7IN
CAPCOM1: CC8 Capture Inp./Compare Output,
Fast External Interrupt 0 Input (default pin)
CAPCOM1: CC9 Capture Inp./Compare Output,
Fast External Interrupt 1 Input (default pin)
CAPCOM1: CC10 Capture Inp./Compare Outp.,
Fast External Interrupt 2 Input (default pin)
CAPCOM1: CC11 Capture Inp./Compare Outp.,
Fast External Interrupt 3 Input (default pin)
CAPCOM1: CC12 Capture Inp./Compare Outp.,
Fast External Interrupt 4 Input (default pin)
CAPCOM1: CC13 Capture Inp./Compare Outp.,
Fast External Interrupt 5 Input (default pin)
CAPCOM1: CC14 Capture Inp./Compare Outp.,
Fast External Interrupt 6 Input (default pin)
CAPCOM1: CC15 Capture Inp./Compare Outp.,
Fast External Interrupt 7 Input (default pin),
CAPCOM2: Timer T7 Count Input
I
P2.9
I/O
I
P2.10
P2.11
P2.12
P2.13
P2.14
P2.15
I/O
I
I/O
I
I/O
I
I/O
I
I/O
I
I/O
I
I
TRST
57
I
Test-System Reset Input. For normal system operation, pin
TRST should be held low. A high level at this pin at the rising
edge of RSTIN activates the XC164CM’s debug system. In
this case, pin TRST must be driven low once to reset the
debug system.
Data Sheet
12
V1.2, 2006-08
XC161CS-32F
Derivatives
General Device Information
Table 2
Pin Definitions and Functions (cont’d)
Sym-
Pin
Input Function
bol
Num. Outp.
P3
IO
Port 3 is a 15-bit bidirectional I/O port. Each pin can be
programmed for input (output driver in high-impedance
state) or output (configurable as push/pull or open drain
driver). The input threshold of Port 3 is selectable (standard
or special).
The following Port 3 pins also serve for alternate functions:
P3.0
P3.1
59
60
I
O
I
T0IN
CAPCOM1 Timer T0 Count Input,
TxD1
ASC1 Clock/Data Output (Async./Sync),
Fast External Interrupt 1 Input (alternate pin B)
GPT2 Timer T6 Toggle Latch Output,
EX1IN
T6OUT
RxD1
EX1IN
CAPIN
T3OUT
T3EUD
T4IN
T3IN
T2IN
MRST0
MTSR0
TxD0
O
I/O
I
ASC1 Data Input (Async.) or Inp./Outp. (Sync.),
Fast External Interrupt 1 Input (alternate pin A)
GPT2 Register CAPREL Capture Input
P3.2
P3.3
P3.4
P3.5
P3.6
P3.7
P3.8
P3.9
P3.10
61
62
63
64
65
66
67
68
69
I
O
I
GPT1 Timer T3 Toggle Latch Output
GPT1 Timer T3 External Up/Down Control Input
GPT1 Timer T4 Count/Gate/Reload/Capture Inp
GPT1 Timer T3 Count/Gate Input
I
I
I
GPT1 Timer T2 Count/Gate/Reload/Capture Inp
SSC0 Master-Receive/Slave-Transmit In/Out.
SSC0 Master-Transmit/Slave-Receive Out/In.
ASC0 Clock/Data Output (Async./Sync.),
Fast External Interrupt 2 Input (alternate pin B)
ASC0 Data Input (Async.) or Inp./Outp. (Sync.),
Fast External Interrupt 2 Input (alternate pin A)
External Memory High Byte Enable Signal,
External Memory High Byte Write Strobe,
Fast External Interrupt 3 Input (alternate pin B)
SSC0 Master Clock Output/Slave Clock Input.,
Fast External Interrupt 3 Input (alternate pin A)
I/O
I/O
O
I
EX2IN
RxD0
EX2IN
BHE
P3.11
P3.12
70
75
I/O
I
O
O
I
WRH
EX3IN
SCLK0
EX3IN
P3.13
P3.15
76
77
I/O
I
O
O
CLKOUT Master Clock Output,
FOUT
Programmable Frequency Output
TCK
TDI
TDO
TMS
71
72
73
74
I
I
O
I
Debug System: JTAG Clock Input
Debug System: JTAG Data In
Debug System: JTAG Data Out
Debug System: JTAG Test Mode Selection
Data Sheet
13
V1.2, 2006-08
XC161CS-32F
Derivatives
General Device Information
Table 2
Pin Definitions and Functions (cont’d)
Sym-
Pin
Input Function
bol
Num. Outp.
P4
IO
Port 4 is an 8-bit bidirectional I/O port. Each pin can be
programmed for input (output driver in high-impedance
state) or output (configurable as push/pull or open drain
driver). The input threshold of Port 4 is selectable (standard
or special).
Port 4 can be used to output the segment address lines, the
optional chip select lines, and for serial interface lines:1)
P4.0
P4.1
P4.2
P4.3
P4.4
80
81
82
83
84
O
O
O
O
O
I
A16
A17
A18
A19
A20
Least Significant Segment Address Line
Segment Address Line
Segment Address Line
Segment Address Line
Segment Address Line,
CAN2_RxD CAN Node 2 Receive Data Input,
I
EX5IN
A21
Fast External Interrupt 5 Input (alternate pin B)
Segment Address Line,
P4.5
P4.6
P4.7
85
86
87
O
I
CAN1_RxD CAN Node 1 Receive Data Input,
I
EX4IN
A22
Fast External Interrupt 4 Input (alternate pin B)
Segment Address Line,
O
O
I
CAN1_TxD CAN Node 1 Transmit Data Output,
EX5IN
A23
Fast External Interrupt 5 Input (alternate pin A)
Most Significant Segment Address Line,
O
I
CAN1_RxD CAN Node 1 Receive Data Input,
CAN2_TxD CAN Node 2 Transmit Data Output,
O
I
EX4IN
Fast External Interrupt 4 Input (alternate pin A)
Data Sheet
14
V1.2, 2006-08
XC161CS-32F
Derivatives
General Device Information
Table 2
Pin Definitions and Functions (cont’d)
Sym-
Pin
Input Function
bol
Num. Outp.
P20
IO
Port 20 is a 6-bit bidirectional I/O port. Each pin can be
programmed for input (output driver in high-impedance
state) or output. The input threshold of Port 20 is selectable
(standard or special).
The following Port 20 pins also serve for alternate functions:
P20.0
P20.1
90
91
O
O
RD
External Memory Read Strobe, activated for
every external instruction or data read access.
WR/WRL External Memory Write Strobe.
In WR-mode this pin is activated for every
external data write access.
In WRL-mode this pin is activated for low byte
data write accesses on a 16-bit bus, and for
every data write access on an 8-bit bus.
READY Input. When the READY function is
enabled, memory cycle time waitstates can be
forced via this pin during an external access.
Address Latch Enable Output.
P20.2
P20.4
92
93
I
READY
ALE
O
Can be used for latching the address into
external memory or an address latch in the
multiplexed bus modes.
P20.5
94
I
EA
External Access Enable pin.
A low-level at this pin during and after Reset
forces the XC161 to latch the configuration from
PORT0 and pin RD, and to begin instruction
execution out of external memory.
A high-level forces the XC161 to latch the
configuration from pins RD, ALE, and WR, and
to begin instruction execution out of the internal
program memory. “ROMless” versions must
have this pin tied to ‘0’.
P20.12 3
O
RSTOUT Internal Reset Indication Output.
Is activated asynchronously with an external
hardware reset. It may also be activated
(selectable) synchronously with an internal
software or watchdog reset.
Is deactivated upon the execution of the EINIT
instruction, optionally at the end of reset, or at
any time (before EINIT) via user software.
Note: Port 20 pins may input configuration values (see EA).
Data Sheet
15
V1.2, 2006-08
XC161CS-32F
Derivatives
General Device Information
Table 2
Pin Definitions and Functions (cont’d)
Sym-
Pin
Input Function
bol
Num. Outp.
PORT0
IO
PORT0 consists of the two 8-bit bidirectional I/O ports P0L
and P0H. Each pin can be programmed for input (output
driver in high-impedance state) or output.
In case of an external bus configuration, PORT0 serves as
the address (A) and address/data (AD) bus in multiplexed
bus modes and as the data (D) bus in demultiplexed bus
modes.
P0L.0 - 95 -
P0L.7, 102,
P0H.0, 105,
P0H.1, 106,
P0H.2 - 111 -
P0H.7 116
Demultiplexed bus modes:
8-bit data bus: P0H = I/O, P0L = D7 - D0
16-bit data bus: P0H = D15 - D8, P0L = D7 - D0
Multiplexed bus modes:
8-bit data bus: P0H = A15 - A8, P0L = AD7 - AD0
16-bit data bus: P0H = AD15 - AD8, P0L = AD7 - AD0
Note: At the end of an external reset (EA = 0) PORT0 also
may input configuration values.
PORT1
IO
O
PORT1 consists of the two 8-bit bidirectional I/O ports P1L
and P1H. Each pin can be programmed for input (output
driver in high-impedance state) or output.
PORT1 is used as the 16-bit address bus (A) in
demultiplexed bus modes (also after switching from a
demultiplexed to a multiplexed bus mode).
The following PORT1 pins also serve for alt. functions:
P1L.0 - 117 -
(A0-6)
Address output only
P1L.6
P1L.7
123
124
I/O
I/O
I
I/O
I/O
I/O
I
I/O
I/O
I/O
I/O
CC22IO
CC23IO
EX0IN
MRST1
MTSR1
SCLK1
EX0IN
CC24IO
CC25IO
CC26IO
CC27IO
CAPCOM2: CC22 Capture Inp./Compare Outp.
CAPCOM2: CC23 Capture Inp./Compare Outp.,
Fast External Interrupt 0 Input (alternate pin B)
SSC1 Master-Receive/Slave-Transmit In/Outp.
SSC1 Master-Transmit/Slave-Receive Out/Inp.
SSC1 Master Clock Output/Slave Clock Input,
Fast External Interrupt 0 Input (alternate pin A)
CAPCOM2: CC24 Capture Inp./Compare Outp.
CAPCOM2: CC25 Capture Inp./Compare Outp.
CAPCOM2: CC26 Capture Inp./Compare Outp.
CAPCOM2: CC27 Capture Inp./Compare Outp.
P1H.0 127
P1H.1 128
P1H.2 129
P1H.3 130
P1H.4 131
P1H.5 132
P1H.6 133
P1H.7 134
Data Sheet
16
V1.2, 2006-08
XC161CS-32F
Derivatives
General Device Information
Table 2
Pin Definitions and Functions (cont’d)
Sym-
Pin
Input Function
bol
Num. Outp.
XTAL2 137
XTAL1 138
O
I
XTAL2:
XTAL1:
Output of the main oscillator amplifier circuit
Input to the main oscillator amplifier and input to
the internal clock generator
To clock the device from an external source, drive XTAL1,
while leaving XTAL2 unconnected. Minimum and maximum
high/low and rise/fall times specified in the AC
Characteristics must be observed.
Note: Input pin XTAL1 belongs to the core voltage domain.
Therefore, input voltages must be within the range
defined for VDDI.
XTAL3 140
XTAL4 141
I
O
XTAL3:
XTAL4:
Input to the auxiliary (32-kHz) oscillator amplifier
Output of the auxiliary (32-kHz) oscillator
amplifier circuit
To clock the device from an external source, drive XTAL3,
while leaving XTAL4 unconnected. Minimum and maximum
high/low and rise/fall times specified in the AC
Characteristics must be observed.
Note: Input pin XTAL3 belongs to the core voltage domain.
Therefore, input voltages must be within the range
defined for VDDI.
RSTIN 142
I
Reset Input with Schmitt-Trigger characteristics. A low-level
at this pin while the oscillator is running resets the XC161.
A spike filter suppresses input pulses < 10 ns. Input pulses
> 100 ns safely pass the filter. The minimum duration for a
safe recognition should be 100 ns + 2 CPU clock cycles.
Note: The reset duration must be sufficient to let the
hardware configuration signals settle.
External circuitry must guarantee low-level at the
RSTIN pin at least until both power supply voltages
have reached the operating range.
BRK
OUT
143
O
Debug System: Break Out
BRKIN 144
I
Debug System: Break In
NC
1, 2,
107 -
110
–
No connection.
It is recommended not to connect these pins to the PCB.
Data Sheet
17
V1.2, 2006-08
XC161CS-32F
Derivatives
General Device Information
Table 2
Pin Definitions and Functions (cont’d)
Sym-
Pin
Input Function
bol
Num. Outp.
VAREF
VAGND 42
41
–
–
Reference voltage for the A/D converter.
Reference ground for the A/D converter.
VDDI
48, 78, –
135
Digital Core Supply Voltage (On-Chip Modules):
+2.5 V during normal operation and idle mode.
Please refer to the Operating Conditions.
VDDP
6, 20,
28, 58,
88,
103,
125
–
Digital Pad Supply Voltage (Pin Output Drivers):
+5 V during normal operation and idle mode.
Please refer to the Operating Conditions.
VSSI
47, 79, –
136,
Digital Ground
Connect decoupling capacitors to adjacent VDD/VSS pin pairs
as close as possible to the pins.
All VSS pins must be connected to the ground-line or ground-
plane.
139
VSSP
5, 19,
27, 35,
36, 37,
38, 89,
104,
–
126
1) The CAN interface lines are assigned to ports P4, P7, and P9 under software control.
Data Sheet
18
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3
Functional Description
The architecture of the XC161 combines advantages of RISC, CISC, and DSP
processors with an advanced peripheral subsystem in a very well-balanced way. In
addition, the on-chip memory blocks allow the design of compact systems-on-silicon with
maximum performance (computing, control, communication).
The on-chip memory blocks (program code-memory and SRAM, dual-port RAM, data
SRAM) and the set of generic peripherals are connected to the CPU via separate buses.
Another bus, the LXBus, connects additional on-chip resources as well as external
resources (see Figure 3).
This bus structure enhances the overall system performance by enabling the concurrent
operation of several subsystems of the XC161.
The following block diagram gives an overview of the different on-chip components and
of the advanced, high bandwidth internal bus structure of the XC161.
PSRAM
DPRAM
DSRAM
ProgMem
Flash
EBC
CPU
LXBus Control
External Bus
Control
256 Kbytes
C166SV2 - Core
OCDS
Debug Support
Osc / PLL
RTC WDT
Interrupt & PEC
Clock Generator
Interrupt Bus
ADC GPT ASC0 ASC1 SSC0 SSC1 CC1 CC2
IIC
Twin
CAN
USART USART
8-Bit/
10-Bit
12 Ch
SPI
SPI
T2
T3
T4
T0
T1
T7
T8
T5
T6
A B
BRGen BRGen BRGen BRGen
BRGen
P 20 P 9 P 7 Port 6
Port 5
12
Port 4
8
Port 3
15
Port 2
8
PORT1
16
PORT0
16
6
6
4
8
MCB04323_X132
Figure 3
Block Diagram
Data Sheet
19
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.1
Memory Subsystem and Organization
The memory space of the XC161 is configured in a Von Neumann architecture, which
means that all internal and external resources, such as code memory, data memory,
registers and I/O ports, are organized within the same linear address space. This
common memory space includes 16 Mbytes and is arranged as 256 segments of
64 Kbytes each, where each segment consists of four data pages of 16 Kbytes each.
The entire memory space can be accessed bytewise or wordwise. Portions of the
on-chip DPRAM and the register spaces (E/SFR) have additionally been made directly
bitaddressable.
The internal data memory areas and the Special Function Register areas (SFR and
ESFR) are mapped into segment 0, the system segment.
The Program Management Unit (PMU) handles all code fetches and, therefore, controls
accesses to the program memories, such as Flash memory and PSRAM.
The Data Management Unit (DMU) handles all data transfers and, therefore, controls
accesses to the DSRAM and the on-chip peripherals.
Both units (PMU and DMU) are connected via the high-speed system bus to exchange
data. This is required if operands are read from program memory, code or data is written
to the PSRAM, code is fetched from external memory, or data is read from or written to
external resources, including peripherals on the LXBus (such as TwinCAN). The system
bus allows concurrent two-way communication for maximum transfer performance.
256 Kbytes of on-chip Flash memory store code or constant data. The on-chip Flash
memory is organized as four 8-Kbyte sectors, one 32-Kbyte sector, and three 64-Kbyte
sectors. Each sector can be separately write protected1), erased and programmed (in
blocks of 128 bytes). The complete Flash area can be read-protected. A password
sequence temporarily unlocks protected areas. The Flash module combines very fast
64-bit one-cycle read accesses with protected and efficient writing algorithms for
programming and erasing. Thus, program execution out of the internal Flash results in
maximum performance. Dynamic error correction provides extremely high read data
security for all read accesses.
Programming typically takes 2 ms per 128-byte block (5 ms max.), erasing a sector
typically takes 200 ms (500 ms max.).
6 Kbytes of on-chip Program SRAM (PSRAM) are provided to store user code or data.
The PSRAM is accessed via the PMU and is therefore optimized for code fetches.
4 Kbytes of on-chip Data SRAM (DSRAM) are provided as a storage for general user
data. The DSRAM is accessed via the DMU and is therefore optimized for data
accesses.
2 Kbytes of on-chip Dual-Port RAM (DPRAM) are provided as a storage for user
defined variables, for the system stack, and general purpose register banks. A register
1) Each two 8-Kbyte sectors are combined for write-protection purposes.
Data Sheet
20
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, …, RL7,
RH7) so-called General Purpose Registers (GPRs).
The upper 256 bytes of the DPRAM are directly bitaddressable. When used by a GPR,
any location in the DPRAM is bitaddressable.
1024 bytes (2 × 512 bytes) of the address space are reserved for the Special Function
Register areas (SFR space and ESFR space). SFRs are wordwide registers which are
used for controlling and monitoring functions of the different on-chip units. Unused SFR
addresses are reserved for future members of the XC166 Family. Therefore, they should
either not be accessed, or written with zeros, to ensure upward compatibility.
In order to meet the needs of designs where more memory is required than is provided
on chip, up to 12 Mbytes (approximately, see Table 3) of external RAM and/or ROM can
be connected to the microcontroller. The External Bus Interface also provides access to
external peripherals.
Table 3
Address Area
XC161 Memory Map1)
Start Loc. End Loc. Area Size2)
Notes
3)
Flash register space
FF’F000H FF’FFFFH 4 Kbytes
Reserved (Access trap) FE’0000H FF’EFFFH < 0.5 Mbytes Minus Flash
registers
Reserved for EPSRAM F8’1800H
Emul. Program SRAM4) F8’0000H
FD’FFFFH 378 Kbytes
F8’17FFH 6 Kbytes
–
2nd way to PSRAM
Reserved for PSRAM
Program SRAM
E0’1800H
E0’0000H
F7’FFFFH < 1.5 Mbytes Minus PSRAM
E0’17FFH 6 Kbytes
Maximum
Reserved for program C4’0000H DF’FFFFH < 2 Mbytes
memory
Minus Flash
Program Flash
Reserved
C0’0000H C3’FFFFH 256 Kbytes
BF’0000H BF’FFFFH 64 Kbytes
–
–
External memory area 40’0000H
BE’FFFFH < 8 Mbytes
Minus reserved
segment
Minus TwinCAN
External IO area5)
TwinCAN registers
20’0800H
20’0000H
3F’FFFFH < 2 Mbytes
20’07FFH
2 Kbytes
–
External memory area 01’0000H
Data RAMs and SFRs 00’8000H
External memory area 00’0000H
1F’FFFFH < 2 Mbytes
00’FFFFH 32 Kbytes
00’7FFFH 32 Kbytes
Minus segment 0
Partly used
–
1) Accesses to the shaded areas generate external bus accesses.
2) The areas marked with “<” are slightly smaller than indicated, see column “Notes”.
3) Not defined register locations return a trap code.
Data Sheet
21
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
4) The Emulation PSRAM (EPSRAM) realizes a 2nd access path to the PSRAM with a different timing.
5) Several pipeline optimizations are not active within the external IO area. This is necessary to control external
peripherals properly.
3.2
External Bus Controller
All of the external memory accesses are performed by a particular on-chip External Bus
Controller (EBC). It can be programmed either to Single Chip Mode when no external
memory is required, or to one of four different external memory access modes1), which
are as follows:
• 16 … 24-bit Addresses, 16-bit Data, Demultiplexed
• 16 … 24-bit Addresses, 16-bit Data, Multiplexed
• 16 … 24-bit Addresses, 8-bit Data, Multiplexed
• 16 … 24-bit Addresses, 8-bit Data, Demultiplexed
In the demultiplexed bus modes, addresses are output on PORT1 and data is
input/output on PORT0 or P0L, respectively. In the multiplexed bus modes both
addresses and data use PORT0 for input/output. The high order address (segment) lines
use Port 4. The number of active segment address lines is selectable, restricting the
external address space to 8 Mbytes … 64 Kbytes. This is required when interface lines
are assigned to Port 4.
Up to 5 external CS signals (4 windows plus default) can be generated in order to save
external glue logic. External modules can directly be connected to the common
address/data bus and their individual select lines.
Access to very slow memories or modules with varying access times is supported via a
particular ‘Ready’ function. The active level of the control input signal is selectable.
A HOLD/HLDA protocol is available for bus arbitration and allows the sharing of external
resources with other bus masters. The bus arbitration is enabled by software. After
enabling, pins P6.7 … P6.5 (BREQ, HLDA, HOLD) are automatically controlled by the
EBC. In Master Mode (default after reset) the HLDA pin is an output. In Slave Mode pin
HLDA is switched to input. This allows the direct connection of the slave controller to
another master controller without glue logic.
Important timing characteristics of the external bus interface have been made
programmable (via registers TCONCSx/FCONCSx) to allow the user the adaption of a
wide range of different types of memories and external peripherals.
In addition, up to 4 independent address windows may be defined (via registers
ADDRSELx) which control the access to different resources with different bus
characteristics. These address windows are arranged hierarchically where window 4
overrides window 3, and window 2 overrides window 1. All accesses to locations not
1) Bus modes are switched dynamically if several address windows with different mode settings are used.
Data Sheet
22
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
covered by these 4 address windows are controlled by TCONCS0/FCONCS0. The
currently active window can generate a chip select signal.
The external bus timing is related to the rising edge of the reference clock output
CLKOUT. The external bus protocol is compatible with that of the standard C166 Family.
The EBC also controls accesses to resources connected to the on-chip LXBus. The
LXBus is an internal representation of the external bus and allows accessing integrated
peripherals and modules in the same way as external components.
The TwinCAN module is connected and accessed via the LXBus.
Data Sheet
23
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.3
Central Processing Unit (CPU)
The main core of the CPU consists of a 5-stage execution pipeline with a 2-stage
instruction-fetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply
and accumulate unit (MAC), a register-file providing three register banks, and dedicated
SFRs. The ALU features a multiply and divide unit, a bit-mask generator, and a barrel
shifter.
PSRAM
Flash/ROM
PMU
CPU
Prefetch
CSP
IP
VECSEG
TFR
2-Stage
Prefetch
Pipeline
Unit
CPUCO N1
CPUCO N2
Branch
Unit
5-Stage
Pipeline
Injection/
Exception
Handler
DPRAM
Return
Stack
FIFO
IFU
DPP0
IPIP
IDX0
IDX1
Q X0
Q X1
Q R0
Q R1
SPSEG
SP
CP
DPP1
DPP2
DPP3
R15
STKO V
STKUN
R15
R14
R14
G PRs
G PR s
+/-
+/-
ADU
R1
R0
R1
Division Unit
M ultiply Unit
Bit-M ask-G en.
Barrel-Shifter
M ultiply
Unit
M RW
R0
R0
R0
M CW
M SW
M DC
PSW
RF
+/-
+/-
M DH
M DL
O NES
ALU
DSRAM
EBC
Peripherals
Buffer
WB
M AH
M AL
ZERO S
MAC
DMU
m ca04917_x.vsd
Figure 4
CPU Block Diagram
Based on these hardware provisions, most of the XC161’s instructions can be executed
in just one machine cycle which requires 25 ns at 40 MHz CPU clock. For example, shift
Data Sheet
24
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
and rotate instructions are always processed during one machine cycle independent of
the number of bits to be shifted. Also multiplication and most MAC instructions execute
in one single cycle. All multiple-cycle instructions have been optimized so that they can
be executed very fast as well: for example, a division algorithm is performed in 18 to 21
CPU cycles, depending on the data and division type. Four cycles are always visible, the
rest runs in the background. Another pipeline optimization, the branch target prediction,
allows eliminating the execution time of branch instructions if the prediction was correct.
The CPU has a register context consisting of up to three register banks with 16 wordwide
GPRs each at its disposal. The global register bank is physically allocated within the on-
chip DPRAM area. A Context Pointer (CP) register determines the base address of the
active global register bank to be accessed by the CPU at any time. The number of
register banks is only restricted by the available internal RAM space. For easy parameter
passing, a register bank may overlap others.
A system stack of up to 32 Kwords is provided as a storage for temporary data. The
system stack can be allocated to any location within the address space (preferably in the
on-chip RAM area), and it is accessed by the CPU via the stack pointer (SP) register.
Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack
pointer value upon each stack access for the detection of a stack overflow or underflow.
The high performance offered by the hardware implementation of the CPU can efficiently
be utilized by a programmer via the highly efficient XC161 instruction set which includes
the following instruction classes:
• Standard Arithmetic Instructions
• DSP-Oriented Arithmetic Instructions
• Logical Instructions
• Boolean Bit Manipulation Instructions
• Compare and Loop Control Instructions
• Shift and Rotate Instructions
• Prioritize Instruction
• Data Movement Instructions
• System Stack Instructions
• Jump and Call Instructions
• Return Instructions
• System Control Instructions
• Miscellaneous Instructions
The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes
and words. A variety of direct, indirect or immediate addressing modes are provided to
specify the required operands.
Data Sheet
25
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.4
Interrupt System
With an interrupt response time of typically 8 CPU clocks (in case of internal program
execution), the XC161 is capable of reacting very fast to the occurrence of non-
deterministic events.
The architecture of the XC161 supports several mechanisms for fast and flexible
response to service requests that can be generated from various sources internal or
external to the microcontroller. Any of these interrupt requests can be programmed to
being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).
In contrast to a standard interrupt service where the current program execution is
suspended and a branch to the interrupt vector table is performed, just one cycle is
‘stolen’ from the current CPU activity to perform a PEC service. A PEC service implies a
single byte or word data transfer between any two memory locations with an additional
increment of either the PEC source, or the destination pointer, or both. An individual PEC
transfer counter is implicitly decremented for each PEC service except when performing
in the continuous transfer mode. When this counter reaches zero, a standard interrupt is
performed to the corresponding source related vector location. PEC services are very
well suited, for example, for supporting the transmission or reception of blocks of data.
The XC161 has 8 PEC channels each of which offers such fast interrupt-driven data
transfer capabilities.
A separate control register which contains an interrupt request flag, an interrupt enable
flag and an interrupt priority bitfield exists for each of the possible interrupt nodes. Via its
related register, each node can be programmed to one of sixteen interrupt priority levels.
Once having been accepted by the CPU, an interrupt service can only be interrupted by
a higher prioritized service request. For the standard interrupt processing, each of the
possible interrupt nodes has a dedicated vector location.
Fast external interrupt inputs are provided to service external interrupts with high
precision requirements. These fast interrupt inputs feature programmable edge
detection (rising edge, falling edge, or both edges).
Software interrupts are supported by means of the ‘TRAP’ instruction in combination with
an individual trap (interrupt) number.
Table 4 shows all of the possible XC161 interrupt sources and the corresponding
hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.
Note: Interrupt nodes which are not assigned to peripherals (unassigned nodes), may
be used to generate software controlled interrupt requests by setting the
respective interrupt request bit (xIR).
Data Sheet
26
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
Table 4
XC161 Interrupt Nodes
Source of Interrupt or PEC
Control
Vector Trap
Service Request
Register
Location1)
xx’0040H
xx’0044H
xx’0048H
xx’004CH
xx’0050H
xx’0054H
xx’0058H
xx’005CH
xx’0060H
xx’0064H
xx’0068H
xx’006CH
xx’0070H
xx’0074H
xx’0078H
xx’007CH
xx’00C0H
xx’00C4H
xx’00C8H
xx’00CCH
xx’00D0H
xx’00D4H
xx’00D8H
xx’00DCH
xx’00E0H
xx’00E4H
xx’00E8H
xx’00ECH
xx’00F0H
Number
10H / 16D
11H / 17D
12H / 18D
13H / 19D
14H / 20D
15H / 21D
16H / 22D
17H / 23D
18H / 24D
19H / 25D
1AH / 26D
1BH / 27D
1CH / 28D
1DH / 29D
1EH / 30D
1FH / 31D
30H / 48D
31H / 49D
32H / 50D
33H / 51D
34H / 52D
35H / 53D
36H / 54D
37H / 55D
38H / 56D
39H / 57D
3AH / 58D
3BH / 59D
3CH / 60D
CAPCOM Register 0
CAPCOM Register 1
CAPCOM Register 2
CAPCOM Register 3
CAPCOM Register 4
CAPCOM Register 5
CAPCOM Register 6
CAPCOM Register 7
CAPCOM Register 8
CAPCOM Register 9
CAPCOM Register 10
CAPCOM Register 11
CAPCOM Register 12
CAPCOM Register 13
CAPCOM Register 14
CAPCOM Register 15
CAPCOM Register 16
CAPCOM Register 17
CAPCOM Register 18
CAPCOM Register 19
CAPCOM Register 20
CAPCOM Register 21
CAPCOM Register 22
CAPCOM Register 23
CAPCOM Register 24
CAPCOM Register 25
CAPCOM Register 26
CAPCOM Register 27
CAPCOM Register 28
CC1_CC0IC
CC1_CC1IC
CC1_CC2IC
CC1_CC3IC
CC1_CC4IC
CC1_CC5IC
CC1_CC6IC
CC1_CC7IC
CC1_CC8IC
CC1_CC9IC
CC1_CC10IC
CC1_CC11IC
CC1_CC12IC
CC1_CC13IC
CC1_CC14IC
CC1_CC15IC
CC2_CC16IC
CC2_CC17IC
CC2_CC18IC
CC2_CC19IC
CC2_CC20IC
CC2_CC21IC
CC2_CC22IC
CC2_CC23IC
CC2_CC24IC
CC2_CC25IC
CC2_CC26IC
CC2_CC27IC
CC2_CC28IC
Data Sheet
27
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
Table 4
XC161 Interrupt Nodes (cont’d)
Source of Interrupt or PEC
Control
Vector
Trap
Service Request
Register
Location1)
xx’0110H
xx’0114H
xx’0118H
xx’0080H
xx’0084H
xx’00F4H
xx’00F8H
Number
44H / 68D
45H / 69D
46H / 70D
20H / 32D
21H / 33D
3DH / 61D
3EH / 62D
22H / 34D
23H / 35D
24H / 36D
25H / 37D
26H / 38D
27H / 39D
28H / 40D
29H / 41D
2AH / 42D
47H / 71D
2BH / 43D
2CH / 44D
5FH / 95D
2DH / 45D
2EH / 46D
2FH / 47D
40H / 64D
41H / 65D
43H / 67D
48H / 72D
5EH / 94D
49H / 73D
4AH / 74D
CAPCOM Register 29
CAPCOM Register 30
CAPCOM Register 31
CAPCOM Timer 0
CAPCOM Timer 1
CAPCOM Timer 7
CAPCOM Timer 8
GPT1 Timer 2
GPT1 Timer 3
GPT1 Timer 4
GPT2 Timer 5
GPT2 Timer 6
GPT2 CAPREL Register
A/D Conversion Complete
A/D Overrun Error
ASC0 Transmit
ASC0 Transmit Buffer
ASC0 Receive
ASC0 Error
ASC0 Autobaud
SSC0 Transmit
SSC0 Receive
SSC0 Error
IIC Data Transfer Event
IIC Protocol Event
PLL/OWD
CC2_CC29IC
CC2_CC30IC
CC2_CC31IC
CC1_T0IC
CC1_T1IC
CC2_T7IC
CC2_T8IC
GPT12E_T2IC xx’0088H
GPT12E_T3IC xx’008CH
GPT12E_T4IC xx’0090H
GPT12E_T5IC xx’0094H
GPT12E_T6IC xx’0098H
GPT12E_CRIC xx’009CH
ADC_CIC
ADC_EIC
ASC0_TIC
ASC0_TBIC
ASC0_RIC
ASC0_EIC
ASC0_ABIC
SSC0_TIC
SSC0_RIC
SSC0_EIC
IIC_DTIC
xx’00A0H
xx’00A4H
xx’00A8H
xx’011CH
xx’00ACH
xx’00B0H
xx’017CH
xx’00B4H
xx’00B8H
xx’00BCH
xx’0100H
xx’0104H
xx’010CH
xx’0120H
xx’0178H
xx’0124H
xx’0128H
IIC_PEIC
PLLIC
ASC1_TIC
ASC1_TBIC
ASC1_RIC
ASC1_EIC
ASC1 Transmit
ASC1 Transmit Buffer
ASC1 Receive
ASC1 Error
Data Sheet
28
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
Table 4
XC161 Interrupt Nodes (cont’d)
Source of Interrupt or PEC
Control
Vector Trap
Service Request
Register
Location1)
xx’0108H
xx’0130H
xx’0144H
xx’0148H
xx’014CH
xx’0150H
xx’0154H
xx’0158H
xx’015CH
xx’0164H
xx’0168H
xx’016CH
xx’0170H
xx’0174H
xx’012CH
xx’0134H
xx’0138H
xx’013CH
xx’0140H
xx’00FCH
xx’0160H
Number
42H / 66D
4CH / 76D
51H / 81D
52H / 82D
53H / 83D
54H / 84D
55H / 85D
56H / 86D
57H / 87D
59H / 89D
5AH / 90D
5BH / 91D
5CH / 92D
5DH / 93D
4BH / 75D
4DH / 77D
4EH / 78D
4FH / 79D
50H / 80D
3FH / 63D
58H / 88D
ASC1 Autobaud
End of PEC Subchannel
SSC1 Transmit
SSC1 Receive
SSC1 Error
CAN0
CAN1
CAN2
CAN3
CAN4
CAN5
CAN6
CAN7
RTC
Unassigned node
Unassigned node
Unassigned node
Unassigned node
Unassigned node
Unassigned node
Unassigned node
ASC1_ABIC
EOPIC
SSC1_TIC
SSC1_RIC
SSC1_EIC
CAN_0IC
CAN_1IC
CAN_2IC
CAN_3IC
CAN_4IC
CAN_5IC
CAN_6IC
CAN_7IC
RTC_IC
–
–
–
–
–
–
–
1) Register VECSEG defines the segment where the vector table is located to.
Bitfield VECSC in register CPUCON1 defines the distance between two adjacent vectors. This table
represents the default setting, with a distance of 4 (two words) between two vectors.
Data Sheet
29
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
The XC161 also provides an excellent mechanism to identify and to process exceptions
or error conditions that arise during run-time, so-called ‘Hardware Traps’. Hardware
traps cause immediate non-maskable system reaction which is similar to a standard
interrupt service (branching to a dedicated vector table location). The occurrence of a
hardware trap is additionally signified by an individual bit in the trap flag register (TFR).
Except when another higher prioritized trap service is in progress, a hardware trap will
interrupt any actual program execution. In turn, hardware trap services can normally not
be interrupted by standard or PEC interrupts.
Table 5 shows all of the possible exceptions or error conditions that can arise during run-
time:
Table 5
Hardware Trap Summary
Exception Condition
Trap
Trap
Vector
Trap
Trap
Flag
Vector
Location1) Number Priority
Reset Functions:
• Hardware Reset
• Software Reset
• Watchdog Timer
Overflow
–
RESET
RESET
RESET
xx’0000H
xx’0000H
xx’0000H
00H
00H
00H
III
III
III
Class A Hardware Traps:
• Non-Maskable Interrupt NMI
NMITRAP
STOTRAP
STUTRAP
xx’0008H
xx’0010H
xx’0018H
02H
04H
06H
08H
II
II
II
II
• Stack Overflow
• Stack Underflow
• Software Break
STKOF
STKUF
SOFTBRK SBRKTRAP xx’0020H
Class B Hardware Traps:
• Undefined Opcode
• PMI Access Error
• Protected Instruction
Fault
• Illegal Word Operand
Access
UNDOPC BTRAP
xx’0028H
xx’0028H
xx’0028H
0AH
0AH
0AH
I
I
I
PACER
PRTFLT
BTRAP
BTRAP
ILLOPA
BTRAP
xx’0028H
0AH
I
Reserved
–
–
–
–
[2CH - 3CH] [0BH -
0FH]
–
Software Traps
• TRAP Instruction
Any
Any
Current
CPU
Priority
[xx’0000H - [00H -
xx’01FCH] 7FH]
in steps of
4H
1) Register VECSEG defines the segment where the vector table is located to.
Data Sheet
30
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.5
On-Chip Debug Support (OCDS)
The On-Chip Debug Support system provides a broad range of debug and emulation
features built into the XC161. The user software running on the XC161 can thus be
debugged within the target system environment.
The OCDS is controlled by an external debugging device via the debug interface,
consisting of the IEEE-1149-conforming JTAG port and a break interface. The debugger
controls the OCDS via a set of dedicated registers accessible via the JTAG interface.
Additionally, the OCDS system can be controlled by the CPU, e.g. by a monitor program.
An injection interface allows the execution of OCDS-generated instructions by the CPU.
Multiple breakpoints can be triggered by on-chip hardware, by software, or by an
external trigger input. Single stepping is supported as well as the injection of arbitrary
instructions and read/write access to the complete internal address space. A breakpoint
trigger can be answered with a CPU-halt, a monitor call, a data transfer, or/and the
activation of an external signal.
Tracing data can be obtained via the JTAG interface or via the external bus interface for
increased performance.
The debug interface uses a set of 6 interface signals (4 JTAG lines, 2 break lines) to
communicate with external circuitry. These interface signals use dedicated pins.
Complete system emulation is supported by the New Emulation Technology (NET)
interface.
Data Sheet
31
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.6
Capture/Compare Units (CAPCOM1/2)
The CAPCOM units support generation and control of timing sequences on up to
32 channels with a maximum resolution of 1 system clock cycle (8 cycles in staggered
mode). The CAPCOM units are typically used to handle high speed I/O tasks such as
pulse and waveform generation, pulse width modulation (PMW), Digital to Analog (D/A)
conversion, software timing, or time recording relative to external events.
Four 16-bit timers (T0/T1, T7/T8) with reload registers provide two independent time
bases for each capture/compare register array.
The input clock for the timers is programmable to several prescaled values of the internal
system clock, or may be derived from an overflow/underflow of timer T6 in module GPT2.
This provides a wide range of variation for the timer period and resolution and allows
precise adjustments to the application specific requirements. In addition, external count
inputs for CAPCOM timers T0 and T7 allow event scheduling for the capture/compare
registers relative to external events.
Both of the two capture/compare register arrays contain 16 dual purpose
capture/compare registers, each of which may be individually allocated to either
CAPCOM timer T0 or T1 (T7 or T8, respectively), and programmed for capture or
compare function.
All registers of each module have each one port pin associated with it which serves as
an input pin for triggering the capture function, or as an output pin to indicate the
occurrence of a compare event.
Table 6
Compare Modes (CAPCOM1/2)
Compare Modes
Function
Mode 0
Interrupt-only compare mode;
several compare interrupts per timer period are possible
Mode 1
Mode 2
Mode 3
Pin toggles on each compare match;
several compare events per timer period are possible
Interrupt-only compare mode;
only one compare interrupt per timer period is generated
Pin set ‘1’ on match; pin reset ‘0’ on compare timer overflow;
only one compare event per timer period is generated
Double Register
Mode
Two registers operate on one pin;
pin toggles on each compare match;
several compare events per timer period are possible
Single Event Mode
Generates single edges or pulses;
can be used with any compare mode
Data Sheet
32
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
When a capture/compare register has been selected for capture mode, the current
contents of the allocated timer will be latched (‘captured’) into the capture/compare
register in response to an external event at the port pin which is associated with this
register. In addition, a specific interrupt request for this capture/compare register is
generated. Either a positive, a negative, or both a positive and a negative external signal
transition at the pin can be selected as the triggering event.
The contents of all registers which have been selected for one of the five compare modes
are continuously compared with the contents of the allocated timers.
When a match occurs between the timer value and the value in a capture/compare
register, specific actions will be taken based on the selected compare mode.
Data Sheet
33
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
Reload Reg.
T0REL/T7REL
fCC
T0IN/T7IN
T6OUF
T0/T7
Input
T0IRQ,
T7IRQ
Timer T0/T7
Control
CCxIO
CCxIO
CCxIRQ
CCxIRQ
Mode
Control
(Capture
or
Sixteen
16-bit
Capture/
Compare
Registers
Compare)
CCxIO
CCxIRQ
T1/T8
Input
Control
fCC
T1IRQ,
T8IRQ
Timer T1/T8
T6OUF
Reload Reg.
T1REL/T8REL
CAPCOM1 provides channels x = 0 … 15,
CAPCOM2 provides channels x = 16 … 31.
(see signals CCxIO and CCxIRQ)
MCB05569
Figure 5
CAPCOM1/2 Unit Block Diagram
Data Sheet
34
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.7
General Purpose Timer (GPT12E) Unit
The GPT12E unit represents a very flexible multifunctional timer/counter structure which
may be used for many different time related tasks such as event timing and counting,
pulse width and duty cycle measurements, pulse generation, or pulse multiplication.
The GPT12E unit incorporates five 16-bit timers which are organized in two separate
modules, GPT1 and GPT2. Each timer in each module may operate independently in a
number of different modes, or may be concatenated with another timer of the same
module.
Each of the three timers T2, T3, T4 of module GPT1 can be configured individually for
one of four basic modes of operation, which are Timer, Gated Timer, Counter, and
Incremental Interface Mode. In Timer Mode, the input clock for a timer is derived from
the system clock, divided by a programmable prescaler, while Counter Mode allows a
timer to be clocked in reference to external events.
Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the
operation of a timer is controlled by the ‘gate’ level on an external input pin. For these
purposes, each timer has one associated port pin (TxIN) which serves as gate or clock
input. The maximum resolution of the timers in module GPT1 is 4 system clock cycles.
The count direction (up/down) for each timer is programmable by software or may
additionally be altered dynamically by an external signal on a port pin (TxEUD) to
facilitate e.g. position tracking.
In Incremental Interface Mode the GPT1 timers (T2, T3, T4) can be directly connected
to the incremental position sensor signals A and B via their respective inputs TxIN and
TxEUD. Direction and count signals are internally derived from these two input signals,
so the contents of the respective timer Tx corresponds to the sensor position. The third
position sensor signal TOP0 can be connected to an interrupt input.
Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer
overflow/underflow. The state of this latch may be output on pin T3OUT e.g. for time out
monitoring of external hardware components. It may also be used internally to clock
timers T2 and T4 for measuring long time periods with high resolution.
In addition to their basic operating modes, timers T2 and T4 may be configured as reload
or capture registers for timer T3. When used as capture or reload registers, timers T2
and T4 are stopped. The contents of timer T3 is captured into T2 or T4 in response to a
signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2
or T4 triggered either by an external signal or by a selectable state transition of its toggle
latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite
state transitions of T3OTL with the low and high times of a PWM signal, this signal can
be constantly generated without software intervention.
Data Sheet
35
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
T3CON.BPS1
2n:1
Basic Clock
fGPT
Interrupt
Request
(T2IRQ)
Aux. Timer T2
U/D
T2IN
T2
Mode
Reload
Control
T2EUD
Capture
Interrupt
Request
(T3IRQ)
T3
Core Timer T3
T3OTL
Toggle
Latch
T3IN
Mode
Control
T3OUT
U/D
T3EUD
Capture
Reload
T4IN
T4
Mode
Control
Interrupt
Request
(T4IRQ)
Aux. Timer T4
T4EUD
U/D
MCA05563
Figure 6
Block Diagram of GPT1
With its maximum resolution of 2 system clock cycles, the GPT2 module provides
precise event control and time measurement. It includes two timers (T5, T6) and a
capture/reload register (CAPREL). Both timers can be clocked with an input clock which
is derived from the CPU clock via a programmable prescaler or with external signals. The
Data Sheet
36
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
count direction (up/down) for each timer is programmable by software or may
additionally be altered dynamically by an external signal on a port pin (TxEUD).
Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6,
which changes its state on each timer overflow/underflow.
The state of this latch may be used to clock timer T5, and/or it may be output on pin
T6OUT. The overflows/underflows of timer T6 can additionally be used to clock the
CAPCOM1/2 timers, and to cause a reload from the CAPREL register.
The CAPREL register may capture the contents of timer T5 based on an external signal
transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared
after the capture procedure. This allows the XC161 to measure absolute time differences
or to perform pulse multiplication without software overhead.
The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of
GPT1 timer T3’s inputs T3IN and/or T3EUD. This is especially advantageous when T3
operates in Incremental Interface Mode.
Data Sheet
37
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
T6CON.BPS2
2n:1
Basic Clock
fGPT
Interrupt
Request
(T5IRQ)
GPT2 Timer T5
T5
Mode
Control
U/D
T5IN
Clear
Capture
CAPIN
GPT2 CAPREL
CAPREL
Mode
Control
Interrupt
Request
(CRIRQ)
Reload
Clear
T3IN/
T3EUD
Interrupt
Request
(T6IRQ)
Toggle
FF
GPT2 Timer T6
T6OTL
T6OUT
T6OUF
T6
Mode
Control
U/D
T6IN
MCA05564
Figure 7
Block Diagram of GPT2
Data Sheet
38
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.8
Real Time Clock
The Real Time Clock (RTC) module of the XC161 is directly clocked via a separate clock
driver either with the on-chip auxiliary oscillator frequency (fRTC = fOSCa) or with the
prescaled on-chip main oscillator frequency (fRTC = fOSCm/32). It is therefore independent
from the selected clock generation mode of the XC161.
The RTC basically consists of a chain of divider blocks:
• a selectable 8:1 divider (on - off)
• the reloadable 16-bit timer T14
• the 32-bit RTC timer block (accessible via registers RTCH and RTCL), made of:
– a reloadable 10-bit timer
– a reloadable 6-bit timer
– a reloadable 6-bit timer
– a reloadable 10-bit timer
All timers count up. Each timer can generate an interrupt request. All requests are
combined to a common node request.
fRTC
MUX
:
8
RTCINT
Interrupt Sub Node
RUN
CNT
INT0
CNT
INT1
CNT
INT2
CNT
INT3
PRE
REL-Register
T14REL
10 Bits
6 Bits
6 Bits
10 Bits
fCNT
T14
10 Bits
6 Bits
6 Bits
10 Bits
T14-Register
CNT-Register
MCB05568
Figure 8
RTC Block Diagram
Note: The registers associated with the RTC are not affected by a reset in order to
maintain the correct system time even when intermediate resets are executed.
Data Sheet
39
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
The RTC module can be used for different purposes:
• System clock to determine the current time and date,
optionally during idle mode, sleep mode, and power down mode
• Cyclic time based interrupt, to provide a system time tick independent of CPU
frequency and other resources, e.g. to wake up regularly from idle mode
• 48-bit timer for long term measurements (maximum timespan is > 100 years)
• Alarm interrupt for wake-up on a defined time
Data Sheet
40
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.9
A/D Converter
For analog signal measurement, a 10-bit A/D converter with 12 multiplexed input
channels and a sample and hold circuit has been integrated on-chip. It uses the method
of successive approximation. The sample time (for loading the capacitors) and the
conversion time is programmable (in two modes) and can thus be adjusted to the
external circuitry. The A/D converter can also operate in 8-bit conversion mode, where
the conversion time is further reduced.
Overrun error detection/protection is provided for the conversion result register
(ADDAT): either an interrupt request will be generated when the result of a previous
conversion has not been read from the result register at the time the next conversion is
complete, or the next conversion is suspended in such a case until the previous result
has been read.
For applications which require less analog input channels, the remaining channel inputs
can be used as digital input port pins.
The A/D converter of the XC161 supports four different conversion modes. In the
standard Single Channel conversion mode, the analog level on a specified channel is
sampled once and converted to a digital result. In the Single Channel Continuous mode,
the analog level on a specified channel is repeatedly sampled and converted without
software intervention. In the Auto Scan mode, the analog levels on a prespecified
number of channels are sequentially sampled and converted. In the Auto Scan
Continuous mode, the prespecified channels are repeatedly sampled and converted. In
addition, the conversion of a specific channel can be inserted (injected) into a running
sequence without disturbing this sequence. This is called Channel Injection Mode.
The Peripheral Event Controller (PEC) may be used to automatically store the
conversion results into a table in memory for later evaluation, without requiring the
overhead of entering and exiting interrupt routines for each data transfer.
After each reset and also during normal operation the ADC automatically performs
calibration cycles. This automatic self-calibration constantly adjusts the converter to
changing operating conditions (e.g. temperature) and compensates process variations.
These calibration cycles are part of the conversion cycle, so they do not affect the normal
operation of the A/D converter.
In order to decouple analog inputs from digital noise and to avoid input trigger noise
those pins used for analog input can be disconnected from the digital IO or input stages
under software control. This can be selected for each pin separately via register P5DIDIS
(Port 5 Digital Input Disable).
The Auto-Power-Down feature of the A/D converter minimizes the power consumption
when no conversion is in progress.
Data Sheet
41
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.10
Asynchronous/Synchronous Serial Interfaces (ASC0/ASC1)
The Asynchronous/Synchronous Serial Interfaces ASC0/ASC1 (USARTs) provide serial
communication with other microcontrollers, processors, terminals or external peripheral
components. They are upward compatible with the serial ports of the Infineon 8-bit
microcontroller families and support full-duplex asynchronous communication and half-
duplex synchronous communication. A dedicated baud rate generator with a fractional
divider precisely generates all standard baud rates without oscillator tuning. For
transmission, reception, error handling, and baudrate detection 5 separate interrupt
vectors are provided.
In asynchronous mode, 8- or 9-bit data frames (with optional parity bit) are transmitted
or received, preceded by a start bit and terminated by one or two stop bits. For
multiprocessor communication, a mechanism to distinguish address from data bytes has
been included (8-bit data plus wake-up bit mode). IrDA data transmissions up to
115.2 kbit/s with fixed or programmable IrDA pulse width are supported.
In synchronous mode, bytes (8 bits) are transmitted or received synchronously to a shift
clock which is generated by the ASC0/1. The LSB is always shifted first.
In both modes, transmission and reception of data is FIFO-buffered. An autobaud
detection unit allows to detect asynchronous data frames with its baudrate and mode
with automatic initialization of the baudrate generator and the mode control bits.
A number of optional hardware error detection capabilities has been included to increase
the reliability of data transfers. A parity bit can automatically be generated on
transmission or be checked on reception. Framing error detection allows to recognize
data frames with missing stop bits. An overrun error will be generated, if the last
character received has not been read out of the receive buffer register at the time the
reception of a new character is complete.
Summary of Features
• Full-duplex asynchronous operating modes
– 8- or 9-bit data frames, LSB first, one or two stop bits, parity generation/checking
– Baudrate from 2.5 Mbit/s to 0.6 bit/s (@ 40 MHz)
– Multiprocessor mode for automatic address/data byte detection
– Support for IrDA data transmission/reception up to max. 115.2 kbit/s (@ 40 MHz)
– Loop-back capability
– Auto baudrate detection
• Half-duplex 8-bit synchronous operating mode at 5 Mbit/s to 406.9 bit/s (@ 40 MHz)
• Buffered transmitter/receiver with FIFO support (8 entries per direction)
• Loop-back option available for testing purposes
• Interrupt generation on transmitter buffer empty condition, last bit transmitted
condition, receive buffer full condition, error condition (frame, parity, overrun error),
start and end of an autobaud detection
Data Sheet
42
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.11
High Speed Synchronous Serial Channels (SSC0/SSC1)
The High Speed Synchronous Serial Channels SSC0/SSC1 support full-duplex and half-
duplex synchronous communication. It may be configured so it interfaces with serially
linked peripheral components, full SPI functionality is supported.
A dedicated baud rate generator allows to set up all standard baud rates without
oscillator tuning. For transmission, reception and error handling three separate interrupt
vectors are provided.
The SSC transmits or receives characters of 2 … 16 bits length synchronously to a shift
clock which can be generated by the SSC (master mode) or by an external master (slave
mode). The SSC can start shifting with the LSB or with the MSB and allows the selection
of shifting and latching clock edges as well as the clock polarity.
A number of optional hardware error detection capabilities has been included to increase
the reliability of data transfers. Transmit error and receive error supervise the correct
handling of the data buffer. Phase error and baudrate error detect incorrect serial data.
Summary of Features
• Master or Slave mode operation
• Full-duplex or Half-duplex transfers
• Baudrate generation from 20 Mbit/s to 305.18 bit/s (@ 40 MHz)
• Flexible data format
– Programmable number of data bits: 2 to 16 bits
– Programmable shift direction: LSB-first or MSB-first
– Programmable clock polarity: idle low or idle high
– Programmable clock/data phase: data shift with leading or trailing clock edge
• Loop back option available for testing purposes
• Interrupt generation on transmitter buffer empty condition, receive buffer full
condition, error condition (receive, phase, baudrate, transmit error)
• Three pin interface with flexible SSC pin configuration
Data Sheet
43
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.12
TwinCAN Module
The integrated TwinCAN module handles the completely autonomous transmission and
reception of CAN frames in accordance with the CAN specification V2.0 part B (active),
i.e. the on-chip TwinCAN module can receive and transmit standard frames with 11-bit
identifiers as well as extended frames with 29-bit identifiers.
Two Full-CAN nodes share the TwinCAN module’s resources to optimize the CAN bus
traffic handling and to minimize the CPU load. The module provides up to 32 message
objects, which can be assigned to one of the CAN nodes and can be combined to FIFO-
structures. Each object provides separate masks for acceptance filtering.
The flexible combination of Full-CAN functionality and FIFO architecture reduces the
efforts to fulfill the real-time requirements of complex embedded control applications.
Improved CAN bus monitoring functionality as well as the number of message objects
permit precise and comfortable CAN bus traffic handling.
Gateway functionality allows automatic data exchange between two separate CAN bus
systems, which reduces CPU load and improves the real time behavior of the entire
system.
The bit timing for both CAN nodes is derived from the master clock and is programmable
up to a data rate of 1 Mbit/s. Each CAN node uses two pins of Port 4, Port 7, or Port 9 to
interface to an external bus transceiver. The interface pins are assigned via software.
TwinCAN Module Kernel
TxDCA
RxDCA
fCAN
Clock
CAN
Node A
CAN
Node B
Control
Port
Control
Address
Decoder
Message
Object
Buffer
TxDCB
RxDCB
Interrupt
Control
TwinCAN Control
MCB05567
Figure 9
TwinCAN Module Block Diagram
Data Sheet
44
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
Summary of Features
• CAN functionality according to CAN specification V2.0 B active
• Data transfer rate up to 1 Mbit/s
• Flexible and powerful message transfer control and error handling capabilities
• Full-CAN functionality and Basic CAN functionality for each message object
• 32 flexible message objects
– Assignment to one of the two CAN nodes
– Configuration as transmit object or receive object
– Concatenation to a 2-, 4-, 8-, 16-, or 32-message buffer with FIFO algorithm
– Handling of frames with 11-bit or 29-bit identifiers
– Individual programmable acceptance mask register for filtering for each object
– Monitoring via a frame counter
– Configuration for Remote Monitoring Mode
• Up to eight individually programmable interrupt nodes can be used
• CAN Analyzer Mode for bus monitoring is implemented
Note: When a CAN node has the interface lines assigned to Port 4, the segment address
output on Port 4 must be limited. CS lines can be used to increase the total amount
of addressable external memory.
3.13
IIC Bus Module
The integrated IIC Bus Module handles the transmission and reception of frames over
the two-line IIC bus in accordance with the IIC Bus specification. The IIC Module can
operate in slave mode, in master mode or in multi-master mode. It can receive and
transmit data using 7-bit or 10-bit addressing. Up to 4 send/receive data bytes can be
stored in the extended buffers.
Several physical interfaces (port pins) can be established under software control. Data
can be transferred at speeds up to 400 kbit/s.
Two interrupt nodes dedicated to the IIC module allow efficient interrupt service and also
support operation via PEC transfers.
Note: The port pins associated with the IIC interfaces must be switched to open drain
mode, as required by the IIC specification.
Data Sheet
45
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.14
Watchdog Timer
The Watchdog Timer represents one of the fail-safe mechanisms which have been
implemented to prevent the controller from malfunctioning for longer periods of time.
The Watchdog Timer is always enabled after a reset of the chip, and can be disabled
until the EINIT instruction has been executed (compatible mode), or it can be disabled
and enabled at any time by executing instructions DISWDT and ENWDT (enhanced
mode). Thus, the chip’s start-up procedure is always monitored. The software has to be
designed to restart the Watchdog Timer before it overflows. If, due to hardware or
software related failures, the software fails to do so, the Watchdog Timer overflows and
generates an internal hardware reset and pulls the RSTOUT pin low in order to allow
external hardware components to be reset.
The Watchdog Timer is a 16-bit timer, clocked with the system clock divided by
2/4/128/256. The high byte of the Watchdog Timer register can be set to a prespecified
reload value (stored in WDTREL) in order to allow further variation of the monitored time
interval. Each time it is serviced by the application software, the high byte of the
Watchdog Timer is reloaded and the low byte is cleared. Thus, time intervals between
13 µs and 419 ms can be monitored (@ 40 MHz).
The default Watchdog Timer interval after reset is 3.28 ms (@ 40 MHz).
Data Sheet
46
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.15
Clock Generation
The Clock Generation Unit uses a programmable on-chip PLL with multiple prescalers
to generate the clock signals for the XC161 with high flexibility. The master clock fMC is
the reference clock signal, and is used for TwinCAN and is output to the external system.
The CPU clock fCPU and the system clock fSYS are derived from the master clock either
directly (1:1) or via a 2:1 prescaler (fSYS = fCPU = fMC / 2). See also Section 4.4.1.
The on-chip oscillator can drive an external crystal or accepts an external clock signal.
The oscillator clock frequency can be multiplied by the on-chip PLL (by a programmable
factor) or can be divided by a programmable prescaler factor.
If the bypass mode is used (direct drive or prescaler) the PLL can deliver an independent
clock to monitor the clock signal generated by the on-chip oscillator. This PLL clock is
independent from the XTAL1 clock. When the expected oscillator clock transitions are
missing the Oscillator Watchdog (OWD) activates the PLL Unlock/OWD interrupt node
and supplies the CPU with an emergency clock, the PLL clock signal. Under these
circumstances the PLL will oscillate with its basic frequency.
The oscillator watchdog can be disabled by switching the PLL off. This reduces power
consumption, but also no interrupt request will be generated in case of a missing
oscillator clock.
Note: At the end of an external reset (EA = ‘0’) the oscillator watchdog may be disabled
via hardware by (externally) pulling the RD line low upon a reset, similar to the
standard reset configuration.
3.16
Parallel Ports
The XC161 provides up to 99 I/O lines which are organized into nine input/output ports
and one input port. All port lines are bit-addressable, and all input/output lines are
individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O
ports are true bidirectional ports which are switched to high impedance state when
configured as inputs. The output drivers of some I/O ports can be configured (pin by pin)
for push/pull operation or open-drain operation via control registers. During the internal
reset, all port pins are configured as inputs (except for pin RSTOUT).
The edge characteristics (shape) and driver characteristics (output current) of the port
drivers can be selected via registers POCONx.
The input threshold of some ports is selectable (TTL or CMOS like), where the special
CMOS like input threshold reduces noise sensitivity due to the input hysteresis. The
input threshold may be selected individually for each byte of the respective ports.
All port lines have programmable alternate input or output functions associated with
them. All port lines that are not used for these alternate functions may be used as general
purpose IO lines.
Data Sheet
47
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
Table 7
Port
PORT0
PORT1
Summary of the XC161’s Parallel Ports
Control
Alternate Functions
Address/Data lines or data lines1)
Address lines2)
Pad drivers
Pad drivers
Capture inputs or compare outputs,
Serial interface lines
Port 2
Port 3
Port 4
Pad drivers,
Open drain,
Capture inputs or compare outputs,
Timer control signal,
Input threshold Fast external interrupt inputs
Pad drivers,
Open drain,
Timer control signals, serial interface lines,
Optional bus control signal BHE/WRH,
Input threshold System clock output CLKOUT (or FOUT)
Pad drivers,
Open drain,
Input threshold
Segment address lines3)
CAN interface lines4)
Port 5
Port 6
–
Analog input channels to the A/D converter,
Timer control signals
Capture inputs or compare outputs,
Open drain,
Input threshold Bus arbitration signals BREQ, HLDA, HOLD,
Optional chip select signals
Port 7
Port 9
Open drain,
Capture inputs or compare outputs,
Input threshold CAN interface lines4)
Pad drivers,
Open drain,
Input threshold
Capture inputs or compare outputs
CAN interface lines4),
IIC bus interface lines4)
Port 20
Pad drivers,
Open drain
Bus control signals RD, WR/WRL, READY, ALE,
External access enable pin EA,
Reset indication output RSTOUT
1) For multiplexed bus cycles.
2) For demultiplexed bus cycles.
3) For more than 64 Kbytes of external resources.
4) Can be assigned by software.
Data Sheet
48
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.17
Power Management
The XC161 provides several means to control the power it consumes either at a given
time or averaged over a certain timespan. Three mechanisms can be used (partly in
parallel):
• Power Saving Modes switch the XC161 into a special operating mode (control via
instructions).
Idle Mode stops the CPU while the peripherals can continue to operate.
Sleep Mode and Power Down Mode stop all clock signals and all operation (RTC may
optionally continue running). Sleep Mode can be terminated by external interrupt
signals.
• Clock Generation Management controls the distribution and the frequency of
internal and external clock signals. While the clock signals for currently inactive parts
of logic are disabled automatically, the user can reduce the XC161’s CPU clock
frequency which drastically reduces the consumed power.
External circuitry can be controlled via the programmable frequency output FOUT.
• Peripheral Management permits temporary disabling of peripheral modules (control
via register SYSCON3). Each peripheral can separately be disabled/enabled.
The on-chip RTC supports intermittent operation of the XC161 by generating cyclic
wake-up signals. This offers full performance to quickly react on action requests while
the intermittent sleep phases greatly reduce the average power consumption of the
system.
Data Sheet
49
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
3.18
Instruction Set Summary
Table 8 lists the instructions of the XC161 in a condensed way.
The various addressing modes that can be used with a specific instruction, the operation
of the instructions, parameters for conditional execution of instructions, and the opcodes
for each instruction can be found in the “Instruction Set Manual”.
This document also provides a detailed description of each instruction.
Table 8
Mnemonic
ADD(B)
Instruction Set Summary
Description
Bytes
2 / 4
2 / 4
2 / 4
2 / 4
2
Add word (byte) operands
ADDC(B)
SUB(B)
SUBC(B)
MUL(U)
Add word (byte) operands with Carry
Subtract word (byte) operands
Subtract word (byte) operands with Carry
(Un)Signed multiply direct GPR by direct GPR
(16- × 16-bit)
DIV(U)
DIVL(U)
CPL(B)
NEG(B)
AND(B)
OR(B)
XOR(B)
BCLR/BSET
BMOV(N)
(Un)Signed divide register MDL by direct GPR (16-/16-bit) 2
(Un)Signed long divide reg. MD by direct GPR (32-/16-bit) 2
Complement direct word (byte) GPR
Negate direct word (byte) GPR
Bitwise AND, (word/byte operands)
Bitwise OR, (word/byte operands)
Bitwise exclusive OR, (word/byte operands)
Clear/Set direct bit
2
2
2 / 4
2 / 4
2 / 4
2
Move (negated) direct bit to direct bit
4
BAND/BOR/BXOR AND/OR/XOR direct bit with direct bit
4
BCMP
Compare direct bit to direct bit
4
BFLDH/BFLDL
Bitwise modify masked high/low byte of bit-addressable
direct word memory with immediate data
4
CMP(B)
CMPD1/2
CMPI1/2
PRIOR
Compare word (byte) operands
Compare word data to GPR and decrement GPR by 1/2 2 / 4
Compare word data to GPR and increment GPR by 1/2
Determine number of shift cycles to normalize direct
word GPR and store result in direct word GPR
2 / 4
2 / 4
2
SHL/SHR
Data Sheet
Shift left/right direct word GPR
2
50
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
Table 8
Mnemonic
ROL/ROR
ASHR
MOV(B)
MOVBS/Z
JMPA/I/R
JMPS
Instruction Set Summary (cont’d)
Description
Bytes
2
2
2 / 4
Rotate left/right direct word GPR
Arithmetic (sign bit) shift right direct word GPR
Move word (byte) data
Move byte operand to word op. with sign/zero extension 2 / 4
Jump absolute/indirect/relative if condition is met
Jump absolute to a code segment
4
4
4
4
JB(C)
JNB(S)
Jump relative if direct bit is set (and clear bit)
Jump relative if direct bit is not set (and set bit)
CALLA/I/R
CALLS
PCALL
Call absolute/indirect/relative subroutine if condition is met 4
Call absolute subroutine in any code segment
4
4
Push direct word register onto system stack and call
absolute subroutine
TRAP
PUSH/POP
SCXT
Call interrupt service routine via immediate trap number
Push/pop direct word register onto/from system stack
Push direct word register onto system stack and update
register with word operand
2
2
4
RET(P)
Return from intra-segment subroutine
(and pop direct word register from system stack)
2
RETS
RETI
SBRK
SRST
Return from inter-segment subroutine
Return from interrupt service subroutine
Software Break
2
2
2
4
Software Reset
IDLE
Enter Idle Mode
4
PWRDN
SRVWDT
Enter Power Down Mode (supposes NMI-pin being low)
Service Watchdog Timer
4
4
DISWDT/ENWDT Disable/Enable Watchdog Timer
4
EINIT
End-of-Initialization Register Lock
4
ATOMIC
EXTR
EXTP(R)
EXTS(R)
Begin ATOMIC sequence
2
2
2 / 4
2 / 4
Begin EXTended Register sequence
Begin EXTended Page (and Register) sequence
Begin EXTended Segment (and Register) sequence
Data Sheet
51
V1.2, 2006-08
XC161CS-32F
Derivatives
Functional Description
Table 8
Mnemonic
NOP
CoMUL/CoMAC
CoADD/CoSUB
Co(A)SHR
CoSHL
CoLOAD/STORE
CoCMP
Instruction Set Summary (cont’d)
Description
Bytes
Null operation
Multiply (and accumulate)
Add/Subtract
(Arithmetic) Shift right
Shift left
Load accumulator/Store MAC register
Compare
Maximum/Minimum
Absolute value/Round accumulator
Data move
2
4
4
4
4
4
4
4
4
4
4
CoMAX/MIN
CoABS/CoRND
CoMOV
CoNEG/NOP
Negate accumulator/Null operation
Data Sheet
52
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
4
Electrical Parameters
4.1
General Parameters
Table 9
Absolute Maximum Ratings
Parameter
Symbol
Limit Values
Unit
Notes
Min.
-65
-40
Max.
150
150
1)
Storage temperature
Junction temperature
TST
TJ
°C
°C
V
under bias
–
Voltage on VDDI pins with VDDI
-0.5
3.25
respect to ground (VSS)
Voltage on VDDP pins with VDDP
respect to ground (VSS)
-0.5
-0.5
-10
–
6.2
V
–
2)
Voltage on any pin with
respect to ground (VSS)
VIN
VDDP
+
V
0.5
Input current on any pin
during overload condition
–
10
mA
mA
–
–
Absolute sum of all input
currents during overload
condition
–
|100|
1) Moisture Sensitivity Level (MSL) 3, conforming to Jedec J-STD-020C for 260 °C for PG-TQFP-144-7, and
240 °C for P-TQFP-144-19.
2) Input pins XTAL1/XTAL3 belong to the core voltage domain. Therefore, input voltages must be within the
range defined for VDDI
.
Note: Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in
the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
During absolute maximum rating overload conditions (VIN > VDDP or VIN < VSS) the
voltage on VDDP pins with respect to ground (VSS) must not exceed the values
defined by the absolute maximum ratings.
Data Sheet
53
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
Operating Conditions
The following operating conditions must not be exceeded to ensure correct operation of
the XC161. All parameters specified in the following sections refer to these operating
conditions, unless otherwise noticed.
Table 10
Parameter
Operating Condition Parameters
Symbol Limit Values
Unit Notes
Min.
Max.
Digital supply voltage for VDDI
2.35
2.7
V
V
Active mode,
1)2)
the core
fCPU = fCPUmax
Digital supply voltage for VDDP
4.4
5.5
–
Active mode3)2)
IO pads
4)
Supply Voltage Difference ∆VDD
-0.5
0
-5
V
V
VDDP - VDDI
Digital ground voltage
Overload current
VSS
IOV
Reference voltage
5
5
mA Per IO pin5)6)
-2
mA Per analog input
pin5)6)
Overload current coupling KOVA
–
–
–
–
–
1.0 × 10-4
1.5 × 10-3
5.0 × 10-3
1.0 × 10-2
50
–
–
–
–
IOV > 0
IOV < 0
IOV > 0
factor for analog inputs7)
Overload current coupling KOVD
factor for digital I/O pins7)
IOV < 0
6)
Absolute sum of overload Σ|IOV|
mA
currents
External Load
Capacitance
Ambient temperature
CL
TA
–
50
pF
Pin drivers in
default mode8)
0
-40
-40
70
85
125
°C
°C
°C
SAB-XC161…
SAF-XC161…
SAK-XC161…
1) fCPUmax = 40 MHz for devices marked … 40F, fCPUmax = 20 MHz for devices marked … 20F.
2) External circuitry must guarantee low-level at the RSTIN pin at least until both power supply voltages have
reached the operating range.
3) The specified voltage range is allowed for operation. The range limits may be reached under extreme
operating conditions. However, specified parameters, such as leakage currents, refer to the standard
operating voltage range of VDDP = 4.75 V to 5.25 V.
4) This limitation must be fulfilled under all operating conditions including power-ramp-up, power-ramp-down,
and power-save modes.
Data Sheet
54
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
5) Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin
exceeds the specified range: VOV > VDDP + 0.5 V (IOV > 0) or VOV < VSS - 0.5 V (IOV < 0). The absolute sum of
input overload currents on all pins may not exceed 50 mA. The supply voltages must remain within the
specified limits.
Proper operation is not guaranteed if overload conditions occur on functional pins such as XTAL1, RD, WR,
etc.
6) Not subject to production test - verified by design/characterization.
7) An overload current (IOV) through a pin injects a certain error current (IINJ) into the adjacent pins. This error
current adds to the respective pin’s leakage current (IOZ). The amount of error current depends on the overload
current and is defined by the overload coupling factor KOV. The polarity of the injected error current is inverse
compared to the polarity of the overload current that produces it.
The total current through a pin is |ITOT| = |IOZ| + (|IOV| × KOV). The additional error current may distort the input
voltage on analog inputs.
8) The timing is valid for pin drivers operating in default current mode (selected after reset). Reducing the output
current may lead to increased delays or reduced driving capability (CL).
Parameter Interpretation
The parameters listed in the following partly represent the characteristics of the XC161
and partly its demands on the system. To aid in interpreting the parameters right, when
evaluating them for a design, they are marked in column “Symbol”:
CC (Controller Characteristics):
The logic of the XC161 will provide signals with the respective characteristics.
SR (System Requirement):
The external system must provide signals with the respective characteristics to the
XC161.
Data Sheet
55
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
4.2
DC Parameters
Table 11
DC Characteristics (Operating Conditions apply)1)
Parameter
Symbol
Limit Values
Max.
Unit Test Condition
Min.
Input low voltage TTL VIL
(all except XTAL1,
XTAL3)
SR -0.5
0.2 × VDDP
V
–
- 0.1
Input low voltage for
VILC
SR -0.5
SR -0.5
0.3 × VDDI
V
V
–
XTAL1, XTAL32)3)
4)
Input low voltage
(Special Threshold)
VILS
0.45 ×
VDDP
Input high voltage TTL VIH
(all except XTAL1,
XTAL3)
SR 0.2 × VDDP
VDDP + 0.5 V
–
+ 0.9
Input high voltage
VIHC
SR 0.7 × VDDI
V
V
–
DDI + 0.5 V
DDP + 0.5 V
V
–
XTAL1, XTAL32)3)
4)
Input high voltage
(Special Threshold)
Input Hysteresis
(Special Threshold)
VIHS
SR 0.8 × VDDP
- 0.2
HYS
0.04 ×
VDDP
V
DDP in [V],
Series resis-
tance = 0 Ω4)
5)
Output low voltage
VOL
CC –
–
CC VDDP - 1.0 –
1.0
0.45
V
V
V
V
I
I
I
I
OL ≤ IOLmax
OL ≤ IOLnom
OH ≥ IOHmax
OH ≥ IOHnom
5)6)
5)
Output high voltage7) VOH
5)6)
VDDP
-
–
0.45
Input leakage current IOZ1
CC –
±300
±200
±500
nA
nA
nA
0 V < VIN < VDDP
TA ≤ 125 °C
,
,
(Port 5)8)
0 V < VIN < VDDP
TA ≤ 85 °C15)
Input leakage current IOZ2
CC –
–
0.45 V < VIN <
(all other9))8)
VDDP
11)
12)
Configuration pull-up
ICPUH
ICPUL
-10
–
µA VIN = VIHmin
µA VIN = VILmax
current10)
-100
Data Sheet
56
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
Table 11
DC Characteristics (Operating Conditions apply)1) (cont’d)
Parameter
Symbol
Limit Values
Unit Test Condition
Min.
–
120
–
Max.
10
–
11)
Configuration pull-
down current13)
ICPDL
µA VIN = VILmax
µA VIN = VIHmin
12)
ICPDH
11)
Level inactive hold
ILHI
-10
µA
µA
µA
pF
VOUT = 0.5 ×
current14)
VDDP
12)
Level active hold
current14)
ILHA
-100
–
VOUT = 0.45 V
XTAL1, XTAL3 input
current
IIL
CC –
CC –
±20
10
0 V < VIN < VDDI
Pin capacitance15)
CIO
–
(digital inputs/outputs)
1) Keeping signal levels within the limits specified in this table, ensures operation without overload conditions.
For signal levels outside these specifications, also refer to the specification of the overload current IOV.
2) If XTAL1 is driven by a crystal, reaching an amplitude (peak to peak) of 0.4 × VDDI is sufficient.
3) If XTAL3 is driven by a crystal, reaching an amplitude (peak to peak) of 0.25 × VDDI is sufficient.
4) This parameter is tested for P2, P3, P4, P6, P7, P9.
5) The maximum deliverable output current of a port driver depends on the selected output driver mode, see
Table 12, Current Limits for Port Output Drivers. The limit for pin groups must be respected.
6) As a rule, with decreasing output current the output levels approach the respective supply level (VOL → VSS,
V
OH → VDDP). However, only the levels for nominal output currents are guaranteed.
7) This specification is not valid for outputs which are switched to open drain mode. In this case the respective
output will float and the voltage results from the external circuitry.
8) An additional error current (IINJ) will flow if an overload current flows through an adjacent pin. Please refer to
the definition of the overload coupling factor KOV.
9) The driver of P3.15 is designed for faster switching, because this pin can deliver the reference clock for the
bus interface (CLKOUT). The maximum leakage current for P3.15 is, therefore, increased to 1 µA.
10) This specification is valid during Reset for configuration on RD, WR, EA, PORT0.
The pull-ups on RD and WR (WRL/WRH) are also active during bus hold.
11) The maximum current may be drawn while the respective signal line remains inactive.
12) The minimum current must be drawn to drive the respective signal line active.
13) This specification is valid during Reset for configuration on ALE.
The pull-down on ALE is also active during bus hold.
14) This specification is valid during Reset for pins P6.4-0, which can act as CS outputs.
The pull-ups on CS outputs are also active during bus hold.
The pull-up on pin HLDA is active when arbitration is enabled and the EBC operates in slave mode.
15) Not subject to production test - verified by design/characterization.
Data Sheet
57
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
Table 12
Current Limits for Port Output Drivers
Port Output Driver
Maximum Output Current
Nominal Output Current
1)
Mode
(IOLmax, -IOHmax
10 mA
)
(IOLnom, -IOHnom
2.5 mA
)
Strong driver
Medium driver
Weak driver
4.0 mA
0.5 mA
1.0 mA
0.1 mA
1) An output current above |IOXnom| may be drawn from up to three pins at the same time.
For any group of 16 neighboring port output pins the total output current in each direction (ΣIOL and Σ-IOH) must
remain below 50 mA.
Table 13
Parameter
Power Consumption (Operating Conditions apply)
Sym-
bol
Limit Values
Unit Test Condition
Min.
Max.
Power supply current (active) IDDI
–
10 +
3.0 × fCPU
mA fCPU in [MHz]1)2)
with all peripherals active
3)
Pad supply current
Idle mode supply current
with all peripherals active
Sleep and Power down mode IPDL
supply current caused by
leakage4)
IDDP
IIDX
–
–
5
mA
10 +
1.3 × fCPU
mA fCPU in [MHz]2)
5)
6)
–
–
–
128,000
mA VDDI = VDDImax
× e-α
TJ in [°C]
α =
4670 / (273 + TJ)
7)
Sleep and Power down mode IPDM
supply current caused by
0.6 +
0.02 × fOSC
+ IPDL
mA VDDI = VDDImax
fOSC in [MHz]
leakage and the RTC running,
clocked by the main oscillator4)
Sleep and Power down mode IPDA
supply current caused by
leakage and the RTC running,
clocked by the auxiliary
0.1 + IPDL
mA VDDI = VDDImax
oscillator at 32 kHz4)
1) During Flash programming or erase operations the supply current is increased by max. 5 mA.
2) The supply current is a function of the operating frequency. This dependency is illustrated in Figure 10.
These parameters are tested at VDDImax and maximum CPU clock frequency with all outputs disconnected and
all inputs at VIL or VIH.
Data Sheet
58
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
3) The pad supply voltage pins (VDDP) mainly provide the current consumed by the pin output drivers. This output
driver current is not covered by parameter IDDP. A small amount of current is consumed even though no
outputs are driven, because the drivers’ input stages are switched and also the Flash module draws some
power from the VDDP supply.
4) The total supply current in Sleep and Power down mode is the sum of the temperature dependent leakage
current and the frequency dependent current for RTC and main oscillator or auxiliary oscillator (if active).
5) This parameter is determined mainly by the transistor leakage currents. This current heavily depends on the
junction temperature (see Figure 12). The junction temperature TJ is the same as the ambient temperature TA
if no current flows through the port output drivers. Otherwise, the resulting temperature difference must be
taken into account.
6) All inputs (including JTAG pins and pins configured as inputs) at 0 V to 0.1 V or at VDDP - 0.1 V to VDDP, all
outputs (including pins configured as outputs) disconnected. This parameter is tested at 25 °C and is valid for
TJ ≥ 25 °C.
7) This parameter is determined mainly by the current consumed by the oscillator switched to low gain mode (see
Figure 11). This current, however, is influenced by the external oscillator circuitry (crystal, capacitors). The
given values refer to a typical circuitry and may change in case of a not optimized external oscillator circuitry.
Data Sheet
59
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
I [mA]
IDDImax
140
IDDItyp
120
100
80
60
40
20
IIDXmax
IIDXtyp
10
20
30
40
fCPU [MHz]
Figure 10
Supply/Idle Current as a Function of Operating Frequency
Data Sheet
60
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
I [mA]
3.0
2.0
IPDMmax
IPDMtyp
1.0
0.1
IPDAmax
32 kHz
4
8
12
16
fOSC [MHz]
Figure 11
Sleep and Power Down Supply Current due to RTC and Oscillator
Running, as a Function of Oscillator Frequency
IPDL
[mA]
1.5
1.0
0.5
-50
0
50
100
150
TJ [°C]
Figure 12
Sleep and Power Down Leakage Supply Current as a Function of
Temperature
Data Sheet
61
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
4.3
Analog/Digital Converter Parameters
Table 14
A/D Converter Characteristics (Operating Conditions apply)
Parameter
Symbol
Min.
VAREF SR 4.5
Limit Values
Max.
Unit Test
Condition
1)
Analog reference supply
VDDP
V
+ 0.1
Analog reference ground VAGND SR VSS - 0.1 VSS + 0.1
V
V
MHz
–
–
–
–
tBC
LSB
pF
–
2)
Analog input voltage range VAIN
Basic clock frequency
SR VAGND
VAREF
20
3)
fBC
0.5
Conversion time for 10-bit tC10P
CC 52 × tBC + tS + 6 × tSYS
CC 40 × tBC + tS + 6 × tSYS
CC 44 × tBC + tS + 6 × tSYS
CC 32 × tBC + tS + 6 × tSYS
Post-calibr. on
Post-calibr. off
Post-calibr. on
result4)
tC10
Conversion time for 8-bit tC8P
result4)
tC8
Post-calibr. off
5)
Calibration time after reset tCAL
CC 484
11,696
1)
6)
Total unadjusted error
TUE
CC –
±2
Total capacitance
of an analog input
CAINT CC –
15
6)
6)
6)
6)
6)
Switched capacitance
of an analog input
Resistance of
the analog input path
Total capacitance
of the reference input
Switched capacitance
of the reference input
CAINS CC –
10
2
pF
kΩ
pF
pF
kΩ
RAIN
CC –
CAREFT CC –
CAREFS CC –
RAREF CC –
20
15
1
Resistance of
the reference input path
1) TUE is tested at VAREF = VDDP + 0.1 V, VAGND = 0 V. It is verified by design for all other voltages within the
defined voltage range.
If the analog reference supply voltage drops below 4.5 V (and VAREF ≥ 4.0 V) or exceeds the power supply
voltage by up to 0.2 V (i.e. VAREF ≤ VDDP + 0.2 V) the maximum TUE is increased to ±3 LSB. This range is not
subject to production test.
The specified TUE is guaranteed only, if the absolute sum of input overload currents on Port 5 pins (see IOV
specification) does not exceed 10 mA, and if VAREF and VAGND remain stable during the respective period of
time. During the reset calibration sequence the maximum TUE may be ±4 LSB.
2) VAIN may exceed VAGND or VAREF up to the absolute maximum ratings. However, the conversion result in these
cases will be X000H or X3FFH, respectively.
Data Sheet
62
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
3) The limit values for fBC must not be exceeded when selecting the peripheral frequency and the ADCTC setting.
4) This parameter includes the sample time tS, the time for determining the digital result and the time to load the
result register with the conversion result (tSYS = 1/fSYS).
Values for the basic clock tBC depend on programming and can be taken from Table 15.
When the post-calibration is switched off, the conversion time is reduced by 12 x tBC.
5) The actual duration of the reset calibration depends on the noise on the reference signal. Conversions
executed during the reset calibration increase the calibration time. The TUE for those conversions may be
increased.
6) Not subject to production test - verified by design/characterization.
The given parameter values cover the complete operating range. Under relaxed operating conditions
(temperature, supply voltage) reduced values can be used for calculations. At room temperature and nominal
supply voltage the following typical values can be used:
C
AINTtyp = 12 pF, CAINStyp = 7 pF, RAINtyp = 1.5 kΩ, CAREFTtyp = 15 pF, CAREFStyp = 13 pF, RAREFtyp = 0.7 kΩ.
A/D Converter
RSource
RAIN, On
VAIN
-
CExt
CAINT CAINS
CAINS
MCS05570
Figure 13
Equivalent Circuitry for Analog Inputs
Data Sheet
63
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
Sample time and conversion time of the XC161’s A/D Converter are programmable. In
compatibility mode, the above timing can be calculated using Table 15.
The limit values for fBC must not be exceeded when selecting ADCTC.
Table 15
A/D Converter Computation Table1)
ADCON.15|14
A/D Converter
ADCON.13|12
Sample Time
(ADCTC)
Basic Clock fBC
(ADSTC)
tS
00
01
10
11
f
f
f
f
SYS / 4
SYS / 2
SYS / 16
SYS / 8
00
01
10
11
t
t
t
t
BC × 8
BC × 16
BC × 32
BC × 64
1) These selections are available in compatibility mode. An improved mechanism to control the ADC input clock
can be selected.
Converter Timing Example:
Assumptions:
Basic clock
Sample time
fSYS = 40 MHz (i.e. tSYS = 25 ns), ADCTC = ‘01’, ADSTC = ‘00’
fBC
tS
= fSYS / 2 = 20 MHz, i.e. tBC = 50 ns
= tBC × 8 = 400 ns
Conversion 10-bit:
With post-calibr. tC10P = 52 × tBC + tS + 6 × tSYS = (2600 + 400 + 150) ns = 3.15 µs
Post-calibr. off
tC10 = 40 × tBC + tS + 6 × tSYS = (2000 + 400 + 150) ns = 2.55 µs
Conversion 8-bit:
With post-calibr. tC8P = 44 × tBC + tS + 6 × tSYS = (2200 + 400 + 150) ns = 2.75 µs
Post-calibr. off = 32 × tBC + tS + 6 × tSYS = (1600 + 400 + 150) ns = 2.15 µs
tC8
Data Sheet
64
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
4.4
AC Parameters
4.4.1
Definition of Internal Timing
The internal operation of the XC161 is controlled by the internal master clock fMC.
The master clock signal fMC can be generated from the oscillator clock signal fOSC via
different mechanisms. The duration of master clock periods (TCMs) and their variation
(and also the derived external timing) depend on the used mechanism to generate fMC.
This influence must be regarded when calculating the timings for the XC161.
Phase Locked Loop Operation (1:N)
fOSC
fMC
TCM
Direct Clock Drive (1:1)
fOSC
fMC
TCM
Prescaler Operation (N:1)
fOSC
fMC
TCM
MCT05555
Figure 14
Generation Mechanisms for the Master Clock
Note: The example for PLL operation shown in Figure 14 refers to a PLL factor of 1:4,
the example for prescaler operation refers to a divider factor of 2:1.
The used mechanism to generate the master clock is selected by register PLLCON.
Data Sheet
65
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
CPU and EBC are clocked with the CPU clock signal fCPU. The CPU clock can have the
same frequency as the master clock (fCPU = fMC) or can be the master clock divided by
two: fCPU = fMC / 2. This factor is selected by bit CPSYS in register SYSCON1.
The specification of the external timing (AC Characteristics) depends on the period of the
CPU clock, called “TCP”.
The other peripherals are supplied with the system clock signal fSYS which has the same
frequency as the CPU clock signal fCPU
.
Bypass Operation
When bypass operation is configured (PLLCTRL = 0xB) the master clock is derived from
the internal oscillator (input clock signal XTAL1) through the input- and output-
prescalers:
fMC = fOSC / ((PLLIDIV+1) × (PLLODIV+1)).
If both divider factors are selected as ‘1’ (PLLIDIV = PLLODIV = ‘0’) the frequency of fMC
directly follows the frequency of fOSC so the high and low time of fMC is defined by the duty
cycle of the input clock fOSC
.
The lowest master clock frequency is achieved by selecting the maximum values for both
divider factors:
fMC = fOSC / ((3 + 1) × (14 + 1)) = fOSC / 60.
Phase Locked Loop (PLL)
When PLL operation is configured (PLLCTRL = 11B) the on-chip phase locked loop is
enabled and provides the master clock. The PLL multiplies the input frequency by the
factor F (fMC = fOSC × F) which results from the input divider, the multiplication factor, and
the output divider (F = PLLMUL+1 / (PLLIDIV+1 × PLLODIV+1)). The PLL circuit
synchronizes the master clock to the input clock. This synchronization is done smoothly,
i.e. the master clock frequency does not change abruptly.
Due to this adaptation to the input clock the frequency of fMC is constantly adjusted so it
is locked to fOSC. The slight variation causes a jitter of fMC which also affects the duration
of individual TCMs.
The timing listed in the AC Characteristics refers to TCPs. Because fCPU is derived from
fMC, the timing must be calculated using the minimum TCP possible under the respective
circumstances.
The actual minimum value for TCP depends on the jitter of the PLL. As the PLL is
constantly adjusting its output frequency so it corresponds to the applied input frequency
(crystal or oscillator) the relative deviation for periods of more than one TCP is lower than
for one single TCP (see formula and Figure 15).
This is especially important for bus cycles using waitstates and e.g. for the operation of
timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train
Data Sheet
66
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter
is negligible.
The value of the accumulated PLL jitter depends on the number of consecutive VCO
output cycles within the respective timeframe. The VCO output clock is divided by the
output prescaler (K = PLLODIV+1) to generate the master clock signal fMC. Therefore,
the number of VCO cycles can be represented as K × N, where N is the number of
consecutive fMC cycles (TCM).
For a period of N × TCM the accumulated PLL jitter is defined by the deviation DN:
DN [ns] = ±(1.5 + 6.32 × N / fMC); fMC in [MHz], N = number of consecutive TCMs.
So, for a period of 3 TCMs @ 20 MHz and K = 12: D3 = ±(1.5 + 6.32 × 3 / 20) = 2.448 ns.
This formula is applicable for K × N < 95. For longer periods the K × N = 95 value can be
used. This steady value can be approximated by: DNmax [ns] = ±(1.5 + 600 / (K × fMC)).
K = 12 K = 8
K = 15 K = 10
Acc. jitter DN
K = 6 K = 5
ns
±8
±7
±6
±5
±4
±3
±2
±1
0
10 MHz
20 MHz
40 MHz
0 1
5
10
15
20
25
N
MCD05566
Figure 15
Approximated Accumulated PLL Jitter
Note: The bold lines indicate the minimum accumulated jitter which can be achieved by
selecting the maximum possible output prescaler factor K.
Different frequency bands can be selected for the VCO, so the operation of the PLL can
be adjusted to a wide range of input and output frequencies:
Data Sheet
67
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
Table 16
VCO Bands for PLL Operation1)
PLLCON.PLLVB
VCO Frequency Range
100 … 150 MHz
150 … 200 MHz
200 … 250 MHz
Reserved
Base Frequency Range
00
01
10
11
20 … 80 MHz
40 … 130 MHz
60 … 180 MHz
1) Not subject to production test - verified by design/characterization.
Data Sheet
68
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
4.4.2
On-chip Flash Operation
The XC161’s Flash module delivers data within a fixed access time (see Table 17).
Accesses to the Flash module are controlled by the PMI and take 1+WS clock cycles,
where WS is the number of Flash access waitstates selected via bitfield WSFLASH in
register IMBCTRL. The resulting duration of the access phase must cover the access
time tACC of the Flash array. Therefore, the required Flash waitstates depend on the
available speed grade as well as on the actual system frequency.
Note: The Flash access waitstates only affect non-sequential accesses. Due to
prefetching mechanisms, the performance for sequential accesses (depending on
the software structure) is only partially influenced by waitstates.
In typical applications, eliminating one waitstate increases the average
performance by 5% … 15 %.
Table 17
Flash Characteristics (Operating Conditions apply)
Parameter
Symbol
Limit Values
Unit
Min.
Typ.
–
Max.
701)
501)
5
Flash module access time (Standard)
Flash module access time (Grade A)
Programming time per 128-byte block
Erase time per sector
tACC CC
tACC CC
–
–
–
–
ns
ns
ms
ms
–
22)
tPR
tER
CC
CC
2002) 500
1) The actual access time is also influenced by the system frequency, so the frequency ranges are not fully linear.
See Table 18.
2) Programming and erase time depends on the system frequency. Typical values are valid for 40 MHz.
Example: For an operating frequency of 40 MHz (clock cycle = 25 ns), Standard devices
must be operated with 2 waitstates: ((2+1) × 25 ns) ≥ 70 ns.
Grade A devices can be operated with 1 waitstate: ((1+1) × 25 ns) ≥ 50 ns.
Table 18 indicates the interrelation of waitstates, system frequency, and speed grade.
Table 18
Flash Access Waitstates
Required Waitstates
Frequency Range for
Frequency Range for
Flash Speed Grade A
Standard Flash Speed
0 WS (WSFLASH = 00B)
1 WS (WSFLASH = 01B)
2 WS (WSFLASH = 10B)
f
f
f
CPU ≤ 16 MHz
CPU ≤ 28 MHz
CPU ≤ 40 MHz
fCPU ≤ 20 MHz
fCPU ≤ 40 MHz
fCPU ≤ 40 MHz
Note: The maximum achievable system frequency is limited by the properties of the
respective derivative, i.e. 40 MHz (or 20 MHz for xxx-32F20F devices).
Data Sheet
69
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
4.4.3
External Clock Drive XTAL1
Table 19
External Clock Drive Characteristics (Operating Conditions apply)
Parameter
Symbol
Limit Values
Unit
Min.
tOSC SR 25
Max.
Oscillator period
High time2)
Low time2)
2501)
ns
ns
ns
ns
ns
t1
t2
t3
t4
SR
SR
SR
SR
6
6
–
–
–
–
8
8
Rise time2)
Fall time2)
1) The maximum limit is only relevant for PLL operation to ensure the minimum input frequency for the PLL.
2) The clock input signal must reach the defined levels VILC and VIHC
.
t3
t4
t1
VIHC
VILC
0.5 VDDI
t2
tOSC
MCT05572
Figure 16
External Clock Drive XTAL1
Note: If the on-chip oscillator is used together with a crystal or a ceramic resonator, the
oscillator frequency is limited to a range of 4 MHz to 16 MHz.
It is strongly recommended to measure the oscillation allowance (negative
resistance) in the final target system (layout) to determine the optimum
parameters for the oscillator operation. Please refer to the limits specified by the
crystal supplier.
When driven by an external clock signal it will accept the specified frequency
range. Operation at lower input frequencies is possible but is verified by design
only (not subject to production test).
Data Sheet
70
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
4.4.4
Testing Waveforms
Output delay
Hold time
Output delay
Hold time
2.0 V
Input Signal
(driven by tester)
Output Signal
(measured)
0.8 V
0.45 V
Output timings refer to the rising edge of CLKOUT.
Input timings are calculated from the time, when the input signal reaches
VIH or VIL, respectively.
MCD05556
Figure 17
Input Output Waveforms
V
Load + 0.1 V
V
V
OH - 0.1 V
OL + 0.1 V
Timing
Reference
Points
V
Load - 0.1 V
For timing purposes a port pin is no longer floating when a 100 mV
change from load voltage occurs, but begins to float when a 100 mV
change from the loaded VOH /VOL level occurs (IOH / IOL = 20 mA).
MCA05565
Figure 18
Float Waveforms
Data Sheet
71
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
4.4.5
External Bus Timing
Table 20
CLKOUT Reference Signal
Parameter
Symbol
Limits
Unit
Min.
Max.
CLKOUT cycle time
CLKOUT high time
CLKOUT low time
CLKOUT rise time
CLKOUT fall time
tc5
tc6
tc7
tc8
tc9
CC
40/30/251)
ns
ns
ns
ns
ns
CC
CC
CC
CC
8
6
–
–
–
–
4
4
1) The CLKOUT cycle time is influenced by the PLL jitter (given values apply to fCPU = 25/33/40 MHz).
For longer periods the relative deviation decreases (see PLL deviation formula).
tC9
tC8
tC5
tC6
tC7
CLKOUT
MCT05571
Figure 19
CLKOUT Signal Timing
Data Sheet
72
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
Variable Memory Cycles
External bus cycles of the XC161 are executed in five subsequent cycle phases (AB, C,
D, E, F). The duration of each cycle phase is programmable (via the TCONCSx
registers) to adapt the external bus cycles to the respective external module (memory,
peripheral, etc.).
The duration of the access phase can optionally be controlled by the external module via
the READY handshake input.
This table provides a summary of the phases and the respective choices for their
duration.
Table 21
Bus Cycle Phase
Programmable Bus Cycle Phases (see timing diagrams)
Parameter Valid Values Unit
Address setup phase, the standard duration of this tpAB
phase (1 … 2 TCP) can be extended by 0 … 3 TCP
if the address window is changed
1 … 2 (5)
TCP
Command delay phase
Write Data setup/MUX Tristate phase
Access phase
tpC
tpD
tpE
tpF
0 … 3
0 … 1
1 … 32
0 … 3
TCP
TCP
TCP
TCP
Address/Write Data hold phase
Note: The bandwidth of a parameter (minimum and maximum value) covers the whole
operating range (temperature, voltage) as well as process variations. Within a
given device, however, this bandwidth is smaller than the specified range. This is
also due to interdependencies between certain parameters. Some of these
interdependencies are described in additional notes (see standard timing).
Data Sheet
73
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
Table 22
Parameter
External Bus Cycle Timing (Operating Conditions apply)
Symbol Limits
Max.
Unit
Min.
Output valid delay for:
tc10
tc11
tc12
tc13
tc14
tc15
tc16
tc20
tc21
tc23
tc24
tc25
tc30
tc31
CC
1
15
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
RD, WR(L/H)
Output valid delay for:
BHE, ALE
Output valid delay for:
A23 … A16, A15 … A0 (on PORT1)
Output valid delay for:
A15 … A0 (on PORT0)
Output valid delay for:
CS
Output valid delay for:
D15 … D0 (write data, MUX-mode)
Output valid delay for:
D15 … D0 (write data, DEMUX-mode)
Output hold time for:
RD, WR(L/H)
Output hold time for:
BHE, ALE
Output hold time for:
A23 … A16, A15 … A0 (on PORT0)
Output hold time for:
CS
Output hold time for:
D15 … D0 (write data)
CC -1
8
CC
CC
CC
CC
CC
3
3
3
3
2
18
18
16
19
16
4
CC -3
CC
CC
0
1
11
13
4
CC -2
CC
1
13
–
Input setup time for:
READY, D15 … D0 (read data)
SR 29
SR -5
Input hold time
–
READY, D15 … D0 (read data)1)
1) Read data are latched with the same (internal) clock edge that triggers the address change and the rising edge
of RD. Therefore address changes before the end of RD have no impact on (demultiplexed) read cycles. Read
data can be removed after the rising edge of RD.
Note: The shaded parameters have been verified by characterization.
They are not subject to production test.
Data Sheet
74
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
tpAB
tpC
tpD
tpE
tpF
CLKOUT
ALE
tc21
tc11
tc11/tc14
A23-A16,
BHE, CSx
High Address
tc20
tc10
RD
WR(L/H)
tc31
tc13
tc23
tc15
tc30
AD15-AD0
(read)
Low Address
Data In
tc13
tc25
AD15-AD0
(write)
Low Address
Data Out
MCT05557
Figure 20
Multiplexed Bus Cycle
Data Sheet
75
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
tpAB
tpC
tpD
tpE
tpF
CLKOUT
ALE
tc21
tc11
tc11/tc14
A23-A0,
BHE, CSx
Address
tc20
tc10
RD
WR(L/H)
tc31
tc30
D15-D0
(read)
Data In
tc16
tc25
D15-D0
(write)
Data Out
MCT05558
Figure 21
Demultiplexed Bus Cycle
Data Sheet
76
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
Bus Cycle Control via READY Input
The duration of an external bus cycle can be controlled by the external circuitry via the
READY input signal. The polarity of this input signal can be selected.
Synchronous READY permits the shortest possible bus cycle but requires the input
signal to be synchronous to the reference signal CLKOUT.
Asynchronous READY puts no timing constraints on the input signal but incurs one
waitstate minimum due to the additional synchronization stage. The minimum duration
of an asynchronous READY signal to be safely synchronized must be one CLKOUT
period plus the input setup time.
An active READY signal can be deactivated in response to the trailing (rising) edge of
the corresponding command (RD or WR).
If the next following bus cycle is READY-controlled, an active READY signal must be
disabled before the first valid sample point for the next bus cycle. This sample point
depends on the programmed phases of the next following cycle.
Data Sheet
77
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
tpD
tpE
tpRDY
tpF
CLKOUT
RD, WR
tc10
tc20
tc31
tc30
D15-D0
(read)
Data In
tc25
D15-D0
(write)
Data Out
tc31
tc30
tc31
tc30
READY
Synchronous
Not Rdy
READY
tc31
tc31
tc30
tc30
READY
Not Rdy
READY
Asynchron.
MCT05559
Figure 22
READY Timing
Note: If the READY input is sampled inactive at the indicated sampling point (“Not Rdy”)
a READY-controlled waitstate is inserted (tpRDY),
sampling the READY input active at the indicated sampling point (“Ready”)
terminates the currently running bus cycle.
Note the different sampling points for synchronous and asynchronous READY.
This example uses one mandatory waitstate (see tpE) before the READY input is
evaluated.
Data Sheet
78
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
External Bus Arbitration
Table 23
Parameter
Bus Arbitration Timing (Operating Conditions apply)
Symbol Limits
Max.
Unit
Min.
SR 29
Input setup time for:
HOLD input
Output delay rising edge for:
HLDA, BREQ
Output delay falling edge for:
HLDA
tc40
tc41
tc42
–
ns
ns
ns
CC -1
CC
6
1
15
Note: The shaded parameters have been verified by characterization.
They are not subject to production test.
Data Sheet
79
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
CLKOUT
HOLD
tc40
tc42
HLDA
BREQ
2)
tc10/tc14
CSx, RD,
WR(L/H)
3)
Addr, Data,
BHE
1)
MCT05560
Figure 23
Notes
External Bus Arbitration, Releasing the Bus
1. The XC161 will complete the currently running bus cycle before granting bus access.
2. This is the first possibility for BREQ to get active.
3. The control outputs will be resistive high (pull-up) after being driven inactive (ALE will
be low).
Data Sheet
80
V1.2, 2006-08
XC161CS-32F
Derivatives
Electrical Parameters
3)
CLKOUT
HOLD
tc40
tc41
tc41
HLDA
BREQ
1)
tc10/tc14
CSx, RD,
WR(L/H)
2)
tc11/tc12
/tc13/tc15
/tc16
Addr, Data,
BHE
MCT05561
Figure 24
Notes
External Bus Arbitration, Regaining the Bus
1. This is the last chance for BREQ to trigger the indicated regain-sequence.
Even if BREQ is activated earlier, the regain-sequence is initiated by HOLD going
high. Please note that HOLD may also be deactivated without the XC161 requesting
the bus.
2. The control outputs will be resistive high (pull-up) before being driven inactive (ALE
will be low).
3. The next XC161 driven bus cycle may start here.
Data Sheet
81
V1.2, 2006-08
XC161CS-32F
Derivatives
Package and Reliability
5
Package and Reliability
5.1
Packaging
Table 24
Package Parameters
Parameter
Symbol Limit Values Unit Notes
Min.
Max.
Green Package PG-TQFP-144-7
Thermal resistance junction to case RΘJC
Thermal resistance junction to leads RΘJL
Standard Package P-TQFP-144-19
–
–
8
40
K/W
K/W
–
–
Thermal resistance junction to case RΘJC
Thermal resistance junction to leads RΘJL
–
–
6
18
K/W
K/W
–
–
Package Outlines
H
0.5
±0.15
0.6
17.5
C
0.08
±0.05
0.22
M
0.08
22
144x
A-B D C
201)
0.2 A-B D 4x
0.2 A-B D H 4x
D
B
A
144
1
Index Marking
1) Does not include plastic or metal protrusion of 0.25 max. per side
Figure 25
PG-TQFP-144-7 (Plastic Green Thin Quad Flat Package)
Data Sheet
82
V1.2, 2006-08
XC161CS-32F
Derivatives
Package and Reliability
H
0.5
±0.15
0.6
0.08
C
17.5
2)
±0.05
0.22
M
0.08 A-B D C 144x
22
0.2 A-B D 144x
0.2 A-B D H 4x
1)
20
D
A
B
144
Index Marking
1
1) Does not include plastic or metal protrusion of 0.25 max. per side
2) Does not include dambar protrusion of 0.08 max. per side
GPP09243
Figure 26
P-TQFP-144-19 (Plastic - Thin Quad Flat Package)
You can find all of our packages, sorts of packing and others in our
Infineon Internet Page “Products”: http://www.infineon.com/products.
Dimensions in mm
V1.2, 2006-08
Data Sheet
83
XC161CS-32F
Derivatives
Package and Reliability
5.2
Flash Memory Parameters
The data retention time of the XC161’s Flash memory (i.e. the time after which stored
data can still be retrieved) depends on the number of times the Flash memory has been
erased and programmed.
Table 25
Flash Parameters (XC161, 256 Kbytes)
Parameter
Symbol
Limit Values
Unit
Notes
Min.
15
Max.
–
Data retention time
tRET
years 103 erase/program
cycles
Flash Erase Endurance NER
20 × 103
–
–
Dataretentiontime
5 years
Data Sheet
84
V1.2, 2006-08
w w w . i n f i n e o n . c o m
Published by Infineon Technologies AG
相关型号：
SAF-XC164CM-16F20F
Microcontroller, 16-Bit, FLASH, 40MHz, CMOS, PQFP64, 0.50 MM PITCH, GREEN, PLASTIC, TQFP-64
INFINEON
SAF-XC164CM-16F40F
Microcontroller, 16-Bit, FLASH, 40MHz, CMOS, PQFP64, 0.50 MM PITCH, GREEN, PLASTIC, TQFP-64
INFINEON
SAF-XC164CM-4F40F
Microcontroller, 16-Bit, FLASH, C166 CPU, 40MHz, CMOS, PQFP64, 0.50 MM PITCH, GREEN, PLASTIC, TQFP-64
INFINEON
©2020 ICPDF网 联系我们和版权申明