ISL43110IBZ [INTERSIL]
Low-Voltage, Single Supply, SPST, High Performance Analog Switches; 低电压,单电源, SPST高性能模拟开关型号: | ISL43110IBZ |
厂家: | Intersil |
描述: | Low-Voltage, Single Supply, SPST, High Performance Analog Switches |
文件: | 总12页 (文件大小:366K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
ISL43110, ISL43111
®
Data Sheet
April 12, 2005
FN6028.3
Low-Voltage, Single Supply, SPST, High
Performance Analog Switches
Features
• Fully Specified at 3.3V, 5V, and 12V Supplies
The Intersil ISL4311X are precision, high performance analog
switches that are fully specified for 3.3V, 5V, and 12V
operation, and feature improved leakage, Icc, and switching
time specifications.
• Available in SOT-23 Packaging
• Single Supply Operation. . . . . . . . . . . . . . . . . +2.4V to +12V
• ON Resistance (R Max). . . . . . . . . . . . . 20Ω (V+ = 5V)
ON
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10Ω (V+ = 12V)
Designed to operate from a single +2.4V to +12V supply, the
low supply current (1µA Max over the temperature and
voltage ranges) and low leakage currents (1nA) make these
switches ideal for battery powered applications.
• R Flatness . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5Ω
ON
• Charge Injection (Max) . . . . . . . . . . . . . . . . . . . . . . . . . . 10pC
• Low Power Consumption (P Max). . . . . . . . . . . . . . . .<5µW
D
• Low Leakage Current (Max at 85°C) . 10nA (Off Leakage)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20nA (On Leakage)
• Fast Switching Action
Low R
ON
and fast switching speeds over a wide operating
supply range increase these devices usefulness in industrial
equipment, portable instruments, and as input signal
multiplexers for new generation, low supply voltage data
converters. Some of the smallest packages are available
alleviating board space limitations, and making Intersil’s
newest line of low-voltage switches an ideal solution.
- t
- t
(Max) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80ns
(Max) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50ns
ON
OFF
• Minimum 2000V ESD Protection per Method 3015.7
• TTL, CMOS Compatible
The ISL4311X are single-pole/single-throw (SPST) switches,
with the ISL43110 being normally open (NO), and the
ISL43111 being normally closed (NC).
• Pb-Free Available (RoHS Compliant)
Applications
Table 1 summarizes the performance of this family. For similar
performance ±5V supply versions, see the ISL43112/13 data
sheet.
• Battery Powered, Handheld, and Portable Equipment
- Cellular/Mobile Phones, Pagers
- Laptops, Notebooks, Palmtops, PDAs
TABLE 1. FEATURES AT A GLANCE
• Communications Systems
- Radios
- PBX, PABX
ISL43110
1
ISL43111
1
Number of Switches
Configuration
NO
NC
• Test Equipment
- Logic and Spectrum Analyzers
- Portable Meters, DVM, DMM
3.3V R
15Ω
55ns / 28ns
11Ω
15Ω
55ns / 28ns
11Ω
ON
/ t
3.3V t
ON OFF
5V R
ON
• Medical Equipment
- Ultrasound, MRI, CAT SCAN
- Electrocardiograph, Blood Analyzer
5V t
/ t
45ns / 20ns
7Ω
37ns / 21ns
45ns / 20ns
7Ω
37ns / 21ns
ON OFF
12V R
ON
/ t
12V t
ON OFF
Packages
8 Ld SOIC, 5 Ld SOT-23
• Heads-Up Displays
• Audio and Video Switching
Related Literature
• General Purpose Circuits
- +3V/+5V DACs and ADCs
- Sample and Hold Circuits
- Digital Filters
• Tech Brief TB363 “Guidelines for Handling and Processing
Moisture Sensitive Surface Mount Devices (SMDs)”
- Operational Amplifier Gain Switching Networks
- High Frequency Analog Switching
- High Speed Multiplexing
- Integrator Reset Circuits
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1
1-888-INTERSIL or 1-888-352-6832 | Intersil and Design is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2002, 2004, 2005.All Rights Reserved
ISL43110, ISL43111
Pinouts (Note 1)
ISL43110 (SOIC)
ISL43110 (SOT-23)
TOP VIEW
TOP VIEW
V+
IN
COM
NO
1
2
3
5
4
COM
1
2
3
4
8
7
6
5
NO
GND
IN
N.C.
N.C.
GND
V+
N.C.
ISL43111 (SOIC)
ISL43111 (SOT-23)
TOP VIEW
TOP VIEW
COM
1
2
3
4
8
7
6
5
NC
V+
IN
COM
NC
1
2
3
5
4
GND
IN
N.C.
N.C.
GND
V+
N.C.
NOTE:
1. Switches Shown for Logic “0” Input.
Pin Descriptions
Ordering Information
PIN
FUNCTION
PART NO.
TEMP.
PKG.
(BRAND)
RANGE (°C)
PACKAGE
DWG. #
V+
System Power Supply Input (+2.4V to +12V)
Ground Connection
ISL43110IB
-40 to 85 8 Ld SOIC
M8.15
M8.15
GND
IN
ISL43110IB-T
-40 to 85 Tape and Reel
Digital Control Input
ISL43110IBZ (Note)
ISL43110IBZ-T (Note)
-40 to 85 8 Ld SOIC (Pb-free) M8.15
COM
NO
Analog Switch Common Pin
Analog Switch Normally Open Pin
Analog Switch Normally Closed Pin
No Internal Connection
-40 to 85 Tape and Reel
(Pb-free)
M8.15
NC
ISL43110IH-T (110I)
-40 to 85 5 Ld SOT-23, Tape P5.064
and Reel
N.C.
ISL43110IHZ-T (110I)
(Note)
-40 to 85 5 Ld SOT-23, Tape P5.064
and Reel (Pb-free)
Truth Table
ISL43111IB
-40 to 85 8 Ld SOIC
M8.15
M8.15
LOGIC
ISL43110
OFF
ISL43111
ON
ISL43111IB-T
-40 to 85 Tape and Reel
0
1
ISL43111IBZ (Note)
ISL43111IBZ-T (Note)
ISL43111IH-T (111I)
-40 to 85 8 Ld SOIC (Pb-free) M8.15
-40 to 85 8 Ld SOIC (Pb-free) M8.15
ON
OFF
NOTE: Logic “0” ≤ 0.8V. Logic “1” ≥ 2.4V.
-40 to 85 5 Ld SOT-23, Tape P5.064
and Reel
ISL43111IHZ-T (111I)
(Note)
-40 to 85 5 Ld SOT-23, Tape P5.064
and Reel (Pb-free)
NOTE: Intersil Pb-free products employ special Pb-free material
sets; molding compounds/die attach materials and 100% matte tin
plate termination finish, which are RoHS compliant and compatible
with both SnPb and Pb-free soldering operations. Intersil Pb-free
products are MSL classified at Pb-free peak reflow temperatures that
meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
FN6028.3
2
April 12, 2005
ISL43110, ISL43111
Absolute Maximum Ratings
Thermal Information
Thermal Resistance (Typical, Note 3)
V+ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to15V
θ
(°C/W)
225
170
JA
Input Voltages
5 Ld SOT-23 Package . . . . . . . . . . . . . . . . . . . . . . .
IN (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to ((V+) + 0.3V)
NO, NC (Note 2) . . . . . . . . . . . . . . . . . . . . . . . -0.3 to ((V+) + 0.3V)
Output Voltages
8 Ld SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . .
Maximum Junction Temperature (Plastic Package). . . . . . . . 150°C
Moisture Sensitivity (See Technical Brief TB363)
COM (Note 2). . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to ((V+) + 0.3V)
Continuous Current (Any Terminal) . . . . . . . . . . . . . . . . . . . . . 20mA
Peak Current NO, NC, or COM
All Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Level 1
Maximum Storage Temperature Range . . . . . . . . . . . . . -65°C to 150°C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300°C
(Lead Tips Only)
(Pulsed 1ms, 10% Duty Cycle, Max) . . . . . . . . . . . . . . . . . . . . 30mA
ESD Rating (Per MIL-STD-883 Method 3015). . . . . . . . . . . . . >2kV
Operating Conditions
Temperature Range
ISL4311XIX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to 85°C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
2. Signals on NO, NC, COM, or IN exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings.
3. θ is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
JA
Electrical Specifications: 5V Supply
Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, V
Unless Otherwise Specified
= 2.4V, V
= 0.8V (Note 4),
INL
INH
TEMP (NOTE 5)
(NOTE 5)
PARAMETER
TEST CONDITIONS
(°C)
MIN
TYP
MAX
UNITS
ANALOG SWITCH CHARACTERISTICS
Analog Signal Range, V
ANALOG
Full
25
0
-
-
11
V+
20
25
3
V
Ω
ON Resistance, R
V+ = 4.5V, I
= 1.0mA, V
= 3.5V,
COM
ON
COM
(See Figure 4)
Full
25
-
15
1.5
2.5
0.01
-
Ω
R
Flatness, R
I = 1.0mA, V
COM COM
= 1V, 2V, 3V
-
Ω
ON
FLAT(ON)
Full
25
-
5
Ω
NO or NC OFF Leakage Current,
or I
V+ = 5.5V, V
(Note 6)
= 1V, 4.5V, V
= 4.5V, 1V, V
or V
or V
= 4.5V, 1V,
= 1V, 4.5V,
-1
-10
-1
-10
-1
-20
1
nA
nA
nA
nA
nA
nA
COM
COM
COM
NO
NO
NC
NC
I
NO(OFF)
NC(OFF)
Full
25
10
1
COM OFF Leakage Current,
V+ = 5.5V, V
(Note 6)
0.01
-
I
COM(OFF)
Full
25
10
1
COM ON Leakage Current,
V+ = 5.5V, V
(Note 6)
= 1V, 4.5V, or V
or V
= 1V, 4.5V,
NC
0.01
-
NO
I
COM(ON)
Full
20
DIGITAL INPUT CHARACTERISTICS
Input Voltage High, V
Full
Full
Full
2.4
-
-
-
-
-
0.8
1
V
V
INH
Input Voltage Low, V
Input Current, I , I
INL
V+ = 5.5V, V = 0V or V+
IN
-1
µA
INH INL
DYNAMIC CHARACTERISTICS
Turn-ON Time, t
V
V
or V
= 3V, R = 300Ω, C = 35pF,
25
Full
25
-
-
-
-
-
-
45
50
20
28
2
80
120
50
75
10
-
ns
ns
ns
ns
pC
dB
ON
NO
IN
NC
L
L
= 0 to 3V, (See Figure 1)
Turn-OFF Time, t
V
V
or V
= 3V, R = 300Ω, C = 35pF,
NC L L
OFF
NO
IN
= 0 to 3V, (See Figure 1)
Full
25
Charge Injection, Q
OFF Isolation
C
R
= 1.0nF, V = 0V, R = 0Ω, (See Figure 2)
G G
L
L
= 50Ω, C = 15pF, f = 100kHz, (See Figure 3)
25
>90
L
FN6028.3
3
April 12, 2005
ISL43110, ISL43111
Electrical Specifications: 5V Supply
Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, V
Unless Otherwise Specified (Continued)
= 2.4V, V
= 0.8V (Note 4),
INL
INH
TEMP (NOTE 5)
(NOTE 5)
PARAMETER
TEST CONDITIONS
(°C)
25
MIN
TYP
60
MAX
UNITS
dB
Power Supply Rejection Ratio
NO or NC OFF Capacitance, C
COM OFF Capacitance,
R
= 50Ω, C = 5pF, f = 1MHz
-
-
-
-
-
-
L
L
f = 1MHz, V
f = 1MHz, V
or V
= V
= V
= 0V, (See Figure 5)
= 0V, (See Figure 5)
25
15
pF
OFF
NO
NO
NC
NC
COM
COM
or V
25
15
pF
C
COM(OFF)
COM ON Capacitance, C
f = 1MHz, V
or V
= V
= 0V, (See Figure 5)
25
-
40
-
-
pF
COM(ON)
NO
NC
COM
POWER SUPPLY CHARACTERISTICS
Positive Supply Current, I+
V+ = 5.5V, V = 0V or V+, Switch On or Off
IN
Full
-1
1
µA
NOTES:
4. V = input voltage to perform proper function.
IN
5. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
6. Leakage parameter is 100% tested at high temp, and guaranteed by correlation at 25°C.
Electrical Specifications: 12V Supply
Test Conditions: V+ = +10.8V to +13V, GND = 0V, V
Unless Otherwise Specified
= 4V, V
= 0.8V (Note 4),
INH
INL
TEMP (NOTE 5)
(NOTE5)
PARAMETER
TEST CONDITIONS
(°C)
MIN
TYP
MAX
UNITS
ANALOG SWITCH CHARACTERISTICS
Analog Signal Range, V
ANALOG
Full
25
0
-
-
7
8
1
1.5
-
V+
10
15
3
V
Ω
ON Resistance, R
V+ = 10.8V, I
= 1.0mA, V
= 10V
COM
ON
COM
Full
25
-
Ω
R
Flatness, R
I = 1.0mA, V
COM COM
= 3V, 6V, 9V
-
Ω
ON
FLAT(ON)
Full
25
-
5
Ω
NO or NC OFF Leakage Current,
or I
V+ = 13V, V
(Note 6)
= 1V, 10V, V
or V
= 10V, 1V,
= 1V, 10V,
-1
-10
-1
-10
-1
-20
1
nA
nA
nA
nA
nA
nA
COM
COM
COM
NO
NO
NC
NC
I
NO(OFF)
NC(OFF)
Full
25
-
10
1
COM OFF Leakage Current,
V+ = 13V, V
(Note 6)
= 10V, 1V, V
or V
-
I
COM(OFF)
Full
25
-
10
1
COM ON Leakage Current,
V+ = 13V, V
(Note 6)
= 1V, 10V, or V
or V
= 1V, 10V,
NC
-
NO
I
COM(ON)
Full
-
20
DIGITAL INPUT CHARACTERISTICS
Input Voltage High, V
Full
Full
Full
4
-
-
-
-
-
0.8
1
V
V
INH
Input Voltage Low, V
Input Current, I , I
INL
V+ = 13V, V = 0V or V+
IN
-1
µA
INH INL
DYNAMIC CHARACTERISTICS
Turn-ON Time, t
V
V
or V
or V
= 10V, R = 300Ω, C = 35pF
25
Full
25
-
-
-
-
-
-
-
-
37
42
21
26
8
80
120
50
75
20
-
ns
ns
ns
ns
pC
dB
dB
pF
ON
NO
NO
NC
NC
L
L
Turn-OFF Time, t
= 10V, R = 300Ω, C = 35pF
OFF
L
L
Full
25
Charge Injection, Q
C
R
R
= 1.0nF, V = 0V, R = 0Ω
G G
L
L
L
OFF Isolation
= 50Ω, C = 15pF, f = 100kHz
25
>90
67
15
L
Power Supply Rejection Ratio
NO or NC OFF Capacitance, C
= 50Ω, C = 5pF, f = 1MHz
25
-
L
f = 1MHz, V
or V
NC
= V = 0V
COM
25
-
OFF
NO
FN6028.3
4
April 12, 2005
ISL43110, ISL43111
Electrical Specifications: 12V Supply
Test Conditions: V+ = +10.8V to +13V, GND = 0V, V
Unless Otherwise Specified (Continued)
= 4V, V
= 0.8V (Note 4),
INH
INL
TEMP (NOTE 5)
(NOTE5)
PARAMETER
TEST CONDITIONS
(°C)
MIN
TYP
MAX
UNITS
COM OFF Capacitance,
COM(OFF)
f = 1MHz, V
f = 1MHz, V
or V
= V
= 0V
25
-
15
-
pF
NO
NO
NC
COM
C
COM ON Capacitance, C
or V
= V
= 0V
25
-
40
-
-
pF
COM(ON)
NC
COM
POWER SUPPLY CHARACTERISTICS
Positive Supply Current, I+
V+ = 13V, V = 0V or V+, Switch On or Off
IN
Full
-1
1
µA
Electrical Specifications: 3.3V Supply
Test Conditions: V+ = +3.0V to +3.6V, GND = 0V, V
Unless Otherwise Specified
= 2.4V, V
= 0.8V (Note 4),
INL
INH
TEMP (NOTE 5)
(NOTE 5)
PARAMETER
TEST CONDITIONS
(°C)
MIN
TYP
MAX
UNITS
ANALOG SWITCH CHARACTERISTICS
Analog Signal Range, V
ANALOG
Full
25
0
-
-
15
18
3
4
-
V+
30
40
5.5
7
V
Ω
ON Resistance, R
V+ = 3V, I
= 1.0mA, V
= 1.5V
COM
ON
COM
Full
25
-
Ω
R
Flatness, R
I = 1.0mA, V
COM COM
= 0.5V, 1V, 1.5V
-
Ω
ON
FLAT(ON)
Full
25
-
Ω
NO or NC OFF Leakage Current,
or I
V+ = 3.6V, V
(Note 6)
= 1V, 3V, V
or V
or V
= 3V, 1V,
= 1V, 3V,
-1
-10
-1
-10
-1
-20
1
nA
nA
nA
nA
nA
nA
COM
COM
COM
NO
NO
NC
NC
I
NO(OFF)
NC(OFF)
Full
25
-
10
1
COM OFF Leakage Current,
V+ = 3.6V, V
(Note 6)
= 3V, 1V, V
-
I
COM(OFF)
Full
25
-
10
1
COM ON Leakage Current,
V+ = 3.6V, V
floating, (Note 6)
= 1V, 3V, or V
NO
or V
= 1V, 3V, or
-
NC
I
COM(ON)
Full
-
20
DIGITAL INPUT CHARACTERISTICS
Input Voltage High, V
Full
Full
Full
2.4
-
-
-
-
-
0.8
1
V
V
INH
Input Voltage Low, V
Input Current, I , I
INL
V+ = 3.6V, V = 0V or V+
IN
-1
µA
INH INL
DYNAMIC CHARACTERISTICS
Turn-ON Time, t
V
V
or V
= 1.5V, R = 300Ω, C = 35pF,
25
Full
25
-
-
-
-
-
-
-
-
-
55
70
28
35
2
100
150
60
85
10
-
ns
ns
ns
ns
pC
dB
dB
pF
pF
ON
NO
IN
NC
L
L
= 0 to 3V
Turn-OFF Time, t
V
V
or V
= 1.5V, R = 300Ω, C = 35pF,
OFF
NO
IN
NC
L
L
= 0 to 3V
Full
25
Charge Injection, Q
C
R
R
= 1.0nF, V = 0V, R = 0Ω
G G
L
L
L
OFF Isolation
= 50Ω, C = 15pF, f = 100kHz
25
>90
58
15
15
L
Power Supply Rejection Ratio
NO or NC OFF Capacitance, C
COM OFF Capacitance,
= 50Ω, C = 5pF, f = 1MHz
25
-
L
f = 1MHz, V
f = 1MHz, V
or V
or V
= V
= V
= 0V
= 0V
25
-
OFF
NO
NO
NC
COM
COM
25
-
NC
C
COM(OFF)
COM ON Capacitance, C
f = 1MHz, V
or V
= V
= 0V
25
-
40
-
-
pF
COM(ON)
NO
NC
COM
POWER SUPPLY CHARACTERISTICS
Positive Supply Current, I+ V+ = 3.6V, V = 0V or V+, Switch On or Off
Full
-1
1
µA
IN
FN6028.3
5
April 12, 2005
ISL43110, ISL43111
Test Circuits and Waveforms
V+
3V or 5V
t < 20ns
r
t < 20ns
f
C
LOGIC
INPUT
50%
0V
t
V
OFF
OUT
NO or NC
IN
SWITCH
INPUT
SWITCH
INPUT
COM
V
OUT
90%
90%
C
L
35pF
R
300Ω
LOGIC
INPUT
L
GND
SWITCH
OUTPUT
0V
t
ON
Logic input waveform is inverted for switches that have the opposite
logic sense.
C
includes fixture and stray capacitance.
L
R
+ R
L
------------------------------
V
= V
OUT
(NO or NC)
R
L
(ON)
FIGURE 1A. MEASUREMENT POINTS
FIGURE 1B. TEST CIRCUIT
FIGURE 1. SWITCHING TIMES
V+
C
V
R
OUT
G
SWITCH
OUTPUT
COM
NO or NC
GND
∆V
OUT
V
OUT
V
G
IN
ON
ON
C
LOGIC
INPUT
L
OFF
LOGIC
INPUT
Q = ∆V
x C
L
OUT
FIGURE 2A. MEASUREMENT POINTS
FIGURE 2B. TEST CIRCUIT
FIGURE 2. CHARGE INJECTION
V+
V+
C
C
R
ON = V1/1mA
SIGNAL
GENERATOR
COM
NO or NC
V
COM
1mA
0V or V+
0.8V or V
IN
INH
IN
V
1
COM
ANALYZER
GND
GND
NO or NC
R
L
FIGURE 3. OFF ISOLATION TEST CIRCUIT
FIGURE 4. R
TEST CIRCUIT
ON
FN6028.3
6
April 12, 2005
ISL43110, ISL43111
Test Circuits and Waveforms (Continued)
V+
NO or NC
0V or V+
IN
IMPEDANCE
ANALYZER
COM
GND
FIGURE 5. CAPACITANCE TEST CIRCUIT
unaffected by this approach, but the switch resistance may
increase, especially at low supply voltages.
Detailed Description
The ISL43110 and ISL43111 analog switches offer precise
switching capability from a single 2.4V to 12V supply with
low on-resistance and high speed operation. The devices
are especially well suited to portable battery powered
equipment thanks to the low operating supply voltage (2.4V),
low power consumption (5µW), low leakage currents (1nA
max), and the tiny SOT-23 packaging. High frequency
applications also benefit from the wide bandwidth, and the
very high off isolation.
OPTIONAL PROTECTION
DIODE
V+
OPTIONAL
PROTECTION
RESISTOR
IN
V
V
NO or NC
COM
Supply Sequencing And Overvoltage Protection
As with any CMOS device, proper power supply sequencing
is required to protect the device from excessive input
currents which might permanently damage the IC. All I/O
pins contain ESD protection diodes from the pin to V+ and to
GND (see Figure 6). To prevent forward biasing these
diodes, V+ must be applied before any input signals, and
input signal voltages must remain between V+ and GND. If
these conditions cannot be guaranteed, then one of the
following two protection methods should be employed.
GND
OPTIONAL PROTECTION
DIODE
FIGURE 6. OVERVOLTAGE PROTECTION
Power-Supply Considerations
The ISL4311X construction is typical of most CMOS analog
switches, except that there are only two supply pins: V+ and
GND. Unlike switches with a 13V maximum supply voltage,
the ISL4311X 15V maximum supply voltage provides plenty
of room for the 10% tolerance of 12V supplies, as well as
room for overshoot and noise spikes.
Logic inputs can easily be protected by adding a 1kΩ
resistor in series with the input (see Figure 6). The resistor
limits the input current below the threshold that produces
permanent damage, and the sub-microamp input current
produces an insignificant voltage drop during normal
operation.
The minimum recommended supply voltage is 2.4V. It is
important to note that the input signal range, switching times,
and on-resistance degrade at lower supply voltages. Refer
to the electrical specification tables and Typical Performance
Curves for details.
Adding a series resistor to the switch input defeats the
purpose of using a low R
switch, so two small signal
ON
diodes can be added in series with the supply pins to provide
overvoltage protection for all pins (see Figure 6). These
additional diodes limit the analog signal from 1V below V+ to
1V above GND. The low leakage current performance is
V+ and GND power the internal CMOS switches and set
their analog voltage limits. These supplies also power the
internal logic and level shifters. The level shifters convert the
input logic levels to switched V+ and GND signals to drive
the analog switch gate terminals.
FN6028.3
7
April 12, 2005
ISL43110, ISL43111
This family of switches cannot be operated with bipolar
the resistance to this feedthrough. Figure 16 details the high
Off Isolation provided by this family. At 10MHz, off isolation is
about 50dB in 50Ω systems, decreasing approximately 20dB
per decade as frequency increases. Higher load
impedances decrease Off Isolation due to the voltage divider
action of the switch OFF impedance and the load
impedance.
supplies, because the input switching point becomes
negative in this configuration. For a ±5V single SPST switch,
see the ISL43112/13 data sheet.
Logic-Level Thresholds
This switch family is TTL compatible (0.8V and 2.4V) over a
supply range of 3V to 11V, and the full temperature range
Leakage Considerations
(see Figure 10). At 12V the low temperature V level is
IH
about 2.5V. This is still below the TTL guaranteed high
output minimum level of 2.8V, but noise margin is reduced.
For best results with a 12V supply, use a logic family the
Reverse ESD protection diodes are internally connected
between each analog-signal pin and both V+ and GND. One
of these diodes conducts if any analog signal exceeds V+ or
GND.
provides a V
greater than 3V.
OH
The digital input stages draw supply current whenever the
digital input voltage is not at one of the supply rails. Driving
the digital input signals from GND to V+ with a fast transition
time minimizes power dissipation.
Virtually all the analog leakage current comes from the ESD
diodes to V+ or GND. Although the ESD diodes on a given
signal pin are identical and therefore fairly well balanced,
they are reverse biased differently. Each is biased by either
V+ or GND and the analog signal. This means their leakages
will vary as the signal varies. The difference in the two diode
leakages to the V+ and GND pins constitutes the analog-
signal-path leakage current. All analog leakage current flows
between each pin and one of the supply terminals, not to the
other switch terminal. This is why both sides of a given
switch can show leakage currents of the same or opposite
polarity. There is no connection between the analog-signal
paths and V+ or GND.
High-Frequency Performance
In 50Ω systems, signal response is reasonably flat to
20MHz, with a -3dB bandwidth exceeding 200MHz (see
Figure 15). Figure 15 also illustrates that the frequency
response is very consistent over a wide V+ range, and for
varying analog signal levels.
An OFF switch acts like a capacitor and passes higher
frequencies with less attenuation, resulting in signal
feedthrough from a switch’s input to its output. Off Isolation is
Typical Performance Curves T = 25°C, Unless Otherwise Specified
A
20
25
I
= 1mA
V+ = 3.3V
COM
V
= (V+) - 1V
= 1mA
COM
16
12
85°C
I
COM
20
15
10
5
25°C
-40°C
8
15
V+ = 5V
13
11
9
7
5
85°C
85°C
25°C
-40°C
-40°C
25°C
9
V+ = 12V
85°C
25°C
4
7
5
3
0
-40°C
3
4
5
6
7
8
9
10
11
12
13
0
2
6
8
10
12
V+ (V)
V
(V)
COM
FIGURE 7. ON RESISTANCE vs SUPPLY VOLTAGE
FIGURE 8. ON RESISTANCE vs SWITCH VOLTAGE
FN6028.3
8
April 12, 2005
ISL43110, ISL43111
Typical Performance Curves T = 25°C, Unless Otherwise Specified (Continued)
A
150
3.0
V+ = 12V
2.5
-40°C
100
V
INH
2.0
85°C
50
25°C
85°C
6
-40°C
25°C
V
INL
V+ = 5V
1.5
V+ = 3.3V
0
1.0
V+ = 12V
0.5
-50
2
3
4
5
7
8
9
10
11
12
13
0
2
4
6
8
10
12
V+ (V)
V
(V)
COM
FIGURE 10. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE
FIGURE 9. CHARGE INJECTION vs SWITCH VOLTAGE
60
140
V
= (V+) - 1V
V
= (V+) - 1V
COM
COM
130
120
110
100
90
R
= 300Ω
L
R
= 300Ω
L
50
40
30
20
10
85°C
80
85°C
70
25°C
60
25°C
50
40
30
-40°C
-40°C
3
2
4
5
6
7
8
9
10
11
12
2
3
4
5
6
7
8
9
10
11
12
V+ (V)
V+ (V)
FIGURE 11. TURN - ON TIME vs SUPPLY VOLTAGE
FIGURE 12. TURN - OFF TIME vs SUPPLY VOLTAGE
40
60
50
40
30
20
10
R
= 300Ω
L
R
= 300Ω
L
V+ = 3.3V
V+ = 3.3V
35
30
25
20
15
10
V+ = 5V
V+ = 12V
V+ = 5V
V+ = 12V
0
1
2
3
4
5
6
7
8
9
10 11 12
0
1
2
3
4
5
6
7
8
9
10 11 12
V
(V)
V
(V)
COM
COM
FIGURE 13. TURN - ON TIME vs SWITCH VOLTAGE
FIGURE 14. TURN - OFF TIME vs SWITCH VOLTAGE
FN6028.3
April 12, 2005
9
ISL43110, ISL43111
Typical Performance Curves T = 25°C, Unless Otherwise Specified (Continued)
A
10
V+ = 3V to 13V
R
= 50Ω
0
-3
-6
20
30
40
50
60
70
80
90
L
GAIN
V+ = 3.3V
V+ = 12V
0
PHASE
V+ = 12V
20
40
60
80
100
V+ = 3.3V
R
IN
IN
= 50Ω
= 0.2V
= 0.2V
L
V
V
to 2.5V
(V+ = 3.3V)
P-P
P-P
P-P
100
110
to 5V
(V+ = 12V)
P-P
1
10
100
FREQUENCY (MHz)
600
1k
10k
100k
1M
10M
100M 500M
FREQUENCY (Hz)
FIGURE 15. FREQUENCY RESPONSE
FIGURE 16. OFF ISOLATION
R
= 50Ω
L
0
10
20
30
40
50
60
70
80
V+ = 12V, SWITCH OFF
V+ = 3.3V, SWITCH OFF
V+ = 12V, SWITCH ON
V+ = 3.3V, SWITCH ON
0.3
1
10
FREQUENCY (MHz)
100
1000
FIGURE 17. PSRR vs FREQUENCY
Die Characteristics
SUBSTRATE POTENTIAL (POWERED UP):
GND
TRANSISTOR COUNT:
ISL43110: 40
ISL43111: 40
PROCESS:
Si Gate CMOS
FN6028.3
10
April 12, 2005
ISL43110, ISL43111
Small Outline Plastic Packages (SOIC)
M8.15 (JEDEC MS-012-AA ISSUE C)
8 LEAD NARROW BODY SMALL OUTLINE PLASTIC
PACKAGE
N
INDEX
AREA
0.25(0.010)
M
B M
H
E
INCHES
MILLIMETERS
-B-
SYMBOL
MIN
MAX
MIN
1.35
0.10
0.33
0.19
4.80
3.80
MAX
1.75
0.25
0.51
0.25
5.00
4.00
NOTES
A
A1
B
0.0532
0.0040
0.013
0.0688
0.0098
0.020
-
1
2
3
L
-
9
SEATING PLANE
A
C
D
E
0.0075
0.1890
0.1497
0.0098
0.1968
0.1574
-
-A-
o
h x 45
D
3
4
-C-
a
µ
e
0.050 BSC
1.27 BSC
-
e
A1
0.2284
0.0099
0.016
0.2440
0.0196
0.050
5.80
0.25
0.40
6.20
0.50
1.27
-
C
H
B
0.10(0.004)
5
h
L
0.25(0.010) M
C A M B S
6
N
8
8
7
NOTES:
o
o
o
o
α
0
8
0
8
-
1. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of
Publication Number 95.
Rev. 0 12/93
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension “D” does not include mold flash, protrusions or gate burrs.
Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006
inch) per side.
4. Dimension “E” does not include interlead flash or protrusions.
Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch)
per side.
5. The chamfer on the body is optional. If it is not present, a visual index
feature must be located within the crosshatched area.
6. “L” is the length of terminal for soldering to a substrate.
7. “N” is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width “B”, as measured 0.36mm (0.014 inch) or greater
above the seating plane, shall not exceed a maximum value of
0.61mm (0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions
are not necessarily exact.
FN6028.3
11
April 12, 2005
ISL43110, ISL43111
Small Outline Trans is tor Plas tic Packages (SOT23-5)
D
P5.064
VIEW C
5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE
e1
INCHES
MIN
MILLIMETERS
SYMBOL
MAX
0.057
0.0059
0.051
0.020
0.018
0.009
0.008
0.118
0.118
0.067
MIN
0.90
0.00
0.90
0.30
0.30
0.08
0.08
2.80
2.60
1.50
MAX
1.45
0.15
1.30
0.50
0.45
0.22
0.20
3.00
3.00
1.70
NOTES
5
1
4
A
A1
A2
b
0.036
0.000
0.036
0.012
0.012
0.003
0.003
0.111
0.103
0.060
-
-
-
-
E
C
L
C
E1
C
L
2
3
b
b1
c
e
6
6
3
-
C
L
α
c1
D
0.20 (0.008) M
C
C
L
E
E1
e
3
-
SEATING
PLANE
0.0374 Ref
0.0748 Ref
0.014 0.022
0.95 Ref
1.90 Ref
0.35 0.55
A2
A1
A
e1
L
-
-C-
4
L1
L2
N
0.024 Ref.
0.010 Ref.
5
0.60 Ref.
0.25 Ref.
5
0.10 (0.004)
C
5
b
WITH
PLATING
R
0.004
-
0.10
-
b1
R1
α
0.004
0.010
0.10
0.25
o
o
o
o
0
8
0
8
-
c
c1
Rev. 2 9/03
NOTES:
BASE METAL
R1
1. Dimensioning and tolerance per ASME Y14.5M-1994.
2. Package conforms to EIAJ SC-74 and JEDEC MO178AA.
4X θ1
3. Dimensions D and E1 are exclusive of mold flash, protrusions,
or gate burrs.
4. Footlength L measured at reference to gauge plane.
5. “N” is the number of terminal positions.
R
6. These Dimensions apply to the flat section of the lead between
GAUGE PLANE
0.08mm and 0.15mm from the lead tip.
SEATING
PLANE
7. Controlling dimension: MILLIMETER. Converted inch dimen-
sions are for reference only.
L
C
α
L2
L1
4X θ1
VIEW C
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN6028.3
12
April 12, 2005
相关型号:
©2020 ICPDF网 联系我们和版权申明