ISL6294IBZ [INTERSIL]
High Input Voltage Charger; 高输入电压充电器![ISL6294IBZ](http://pdffile.icpdf.com/pdf1/p00118/img/icpdf/ISL6294_647423_icpdf.jpg)
型号: | ISL6294IBZ |
厂家: | ![]() |
描述: | High Input Voltage Charger |
文件: | 总9页 (文件大小:178K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
ISL6294
®
Data Sheet
July 9, 2007
FN9174.4
High Input Voltage Charger
Features
The ISL6294 is a cost-effective, fully integrated high input
voltage single-cell Li-ion battery charger. The charger uses a
CC/CV charge profile required by Li-ion batteries. The
charger accepts an input voltage up to 28V but is disabled
when the input voltage exceeds the OVP threshold, typically
6.8V, to prevent excessive power dissipation. The 28V rating
eliminates the overvoltage protection circuit required in a low
input voltage charger.
• Complete Charger for Single-Cell Li-ion/Polymer Batteries
• Integrated Pass Element and Current Sensor
• No External Blocking Diode Required
• Low Component Count and Cost
• 1% Voltage Accuracy
• Programmable Charge Current
The charge current and the end-of-charge (EOC) current are
programmable with external resistors. When the battery voltage
is lower than typically 2.55V, the charger preconditions the
battery with typically 20% of the programmed charge current.
When the charge current reduces to the programmable EOC
current level during the CV charge phase, an EOC indication is
provided by the CHG pin, which is an open-drain output. An
internal thermal foldback function protects the charger from any
thermal failure.
• Programmable End-of-Charge Current
• Charge Current Thermal Foldback for Thermal
Protection
• Trickle Charge for Fully Discharged Batteries
• 28V Maximum Voltage for the Power Input
• Power Presence and Charge Indications
• Less Than 1µA Leakage Current off the Battery When No
Input Power Attached or Charger Disabled
Two indication pins (PPR and CHG) allow simple interface to
a microprocessor or LEDs. When no adapter is attached or
when disabled, the charger draws less than 1µA leakage
current from the battery.
• Ambient Temperature Range: -40°C to +85°C
• 8 Ld 2x3 DFN and 8 Ld SOIC Packages
• Pb-Free Plus Anneal Available (RoHS Compliant)
Ordering Information
Applications
• Mobile Phones
• Blue-Tooth Devices
• PDAs
PART
NUMBER
(Note)
PART
TEMP.
PACKAGE
(Pb-free)
PKG.
DWG. #
MARKING RANGE (°C)
ISL6294IRZ-T 94Z
-40 to +85 8 Ld 2x3 DFN L8.2x3
ISL6294IBZ
6294 IBZ
-40 to +85 8 Ld SOIC
-40 to +85 8 Ld SOIC
M8.15
M8.15
• MP3 Players
ISL6294IBZ-T 6294 IBZ
• Stand-Alone Chargers
• Other Handheld Devices
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
Pinouts
ISL6294
(8 LD SOIC)
TOP VIEW
ISL6294
(8 LD DFN)
TOP VIEW
BAT
8
7
VIN
1
2
VIN
BAT
1
2
3
4
8
7
6
5
IREF
PPR
PPR
CHG
EN
IREF
IMIN
GND
6
5
IMIN
GND
3
4
CHG
EN
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2005, 2007. All Rights Reserved
1
All other trademarks mentioned are the property of their respective owners.
ISL6294
Absolute Maximum Ratings (Reference to GND)
Thermal Information
V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 30V
Thermal Resistance
θ
(°C/W)
θ (°C/W)
JC
IN
JA
IMIN, IREF, BAT, CHG, EN, PPR . . . . . . . . . . . . . . . . . . . -0.3V to 7V
ESD Rating
DFN Package (Notes 1, 2). . . . . . . . . .
SOIC Package (Notes 1, 2) . . . . . . . . .
59
95
4.5
NA
Human Body Model (Per EIA JESD22 Method A114-B) . . . . .7kV
Machine Model (Per EIA JED-4701 Method C-111). . . . . . . .450V
Maximum Junction Temperature (Plastic Package) . . . . . . . +150°C
Maximum Storage Temperature Range. . . . . . . . . .-65°C to +150°C
Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Recommended Operating Conditions
Ambient Temperature Range. . . . . . . . . . . . . . . . . . .-40°C to +85°C
Maximum Supply Voltage (VIN Pin). . . . . . . . . . . . . . . . . . . . . . 28V
Operating Supply Voltage (VIN Pin). . . . . . . . . . . . . . . . 4.5V to 6.5V
Programmed Charge Current (DFN) . . . . . . . . . . . 100mA to 900mA
Programmed Charge Current (SOIC) . . . . . . . . . . 100mA to 600mA
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
NOTES:
1. θ is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See
JA
Tech Brief TB379.
2. For θ , the “case temp” location is the center of the exposed metal pad on the package underside.
JC
Electrical Specifications Typical Values Are Tested at V = 5V and the Ambient Temperature at +25°C. All Maximum and Minimum
IN
Values Are Guaranteed Under the Recommended Operating Supply Voltage Range and Ambient Temperature
Range, Unless Otherwise Noted.
PARAMETER
POWER-ON RESET
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Rising POR Threshold
Falling POR Threshold
VIN-BAT OFFSET VOLTAGE
Rising Edge
V
V
3.3
3.1
3.9
3.6
4.3
V
V
POR
POR
V
= 3.0V, use PPR to indicate the
BAT
comparator output.
4.15
V
-
90
50
150
-
mV
mV
OS
OS
V
= 4.0V, use CHG pin to indicate the
BAT
comparator output (Note 3)
Falling Edge
V
10
OVERVOLTAGE PROTECTION
Overvoltage Protection Threshold
OVP Threshold Hysteresis
STANDBY CURRENT
BAT Pin Sink Current
V
6.5
6.8
7.1
V
OVP
(Note 4)
Use PPR to indicate the comparator output
100
240
400
mV
I
Charger disabled or the input is floating
Charger disabled
-
-
-
-
1.0
400
600
µA
µA
µA
STANDBY
VIN Pin Supply Current
VIN Pin Supply Current
VOLTAGE REGULATION
Output Voltage
I
I
300
400
VIN
VIN
Charger enabled
V
4.3V < V < 6.5V, charge current = 20mA
IN
4.158
-
4.20
0.6
4.242
-
V
CH
PMOS On Resistance
CHARGE CURRENT (Note 5)
IREF Pin Output Voltage
Constant Charge Current
Trickle Charge Current
End-of-Charge Current
EOC Rising Threshold
r
V
= 3.8V, charge current = 0.5A
Ω
DS(ON)
BAT
I
V
= 3.8V
1.18
450
70
1.22
500
95
1.26
550
130
57
V
IREF
BAT
I
R
R
R
R
= 24.3kΩ, V
= 24.3kΩ, V
= 243kΩ
= 2.8V to 4.0V
= 2.4V
mA
mA
mA
mA
CHG
IREF
IREF
IMIN
IMIN
BAT
BAT
I
TRK
I
33
45
MIN
= 243kΩ
325
380
415
PRECONDITIONING CHARGE THRESHOLD
Preconditioning Charge Threshold Voltage
V
2.45
40
2.55
100
2.65
150
V
MIN
Preconditioning Voltage Hysteresis
V
mV
MINHYS
FN9174.4
July 9, 2007
2
ISL6294
Electrical Specifications Typical Values Are Tested at V = 5V and the Ambient Temperature at +25°C. All Maximum and Minimum
IN
Values Are Guaranteed Under the Recommended Operating Supply Voltage Range and Ambient Temperature
Range, Unless Otherwise Noted. (Continued)
PARAMETER
INTERNAL TEMPERATURE MONITORING
Charge Current Foldback Threshold
LOGIC INPUT AND OUTPUTS
EN Pin Logic Input High
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
T
-
115
-
°C
FOLD
1.3
-
-
-
-
0.5
400
-
V
EN Pin Logic Input Low
V
EN Pin Internal Pull Down Resistance
CHG Sink Current when LOW
CHG Leakage Current When HIGH
PPR Sink Current when LOW
PPR Leakage Current When HIGH
NOTES:
100
10
-
200
20
-
kΩ
mA
µA
mA
µA
Pin Voltage = 1V
= 6.5V
V
1
CHG
Pin Voltage = 1V
= 6.5V
10
-
20
-
-
V
1
PPR
3. The 4.0V V
is selected so that the CHG output can be used as the indication for the offset comparator output indication. If the V
is lower
BAT
BAT
than the POR threshold, no output pin can be used for indication.
4. For junction temperature below +100°C.
5. The charge current can be affected by the thermal foldback function if the IC under the test setup cannot dissipate the heat.
Where R
IMIN
is in kΩ. The programmable range covers 5%
Pin Descriptions
(or 10mA, whichever is higher) to 50% of IREF. When
programmed to less than 5% or 10mA, the stability is not
guaranteed.
VIN - Power input. The absolute maximum input voltage is
28V. A 0.47µF or larger value X5R ceramic capacitor is
recommended to be placed very close to the input pin for
decoupling purpose. Additional capacitance may be required
to provide a stable input voltage.
IREF - Charge-current program and monitoring pin. Connect
a resistor between this pin and the GND pin to set the
charge current limit determined by the Equation 2:
12089
PPR - Open-drain power presence indication. The open-
drain MOSFET turns on when the input voltage is above the
POR threshold but below the OVP threshold and off
otherwise. This pin is capable to sink 10mA (minimum)
current to drive an LED. The maximum voltage rating for this
pin is 7V. This pin is independent on the EN-pin input.
-----------------
IREF
I
=
(mA)
REF
R
(EQ. 2)
Where R
IREF
is in kΩ. The IREF pin voltage also monitors
the actual charge current during the entire charge cycle,
including the trickle, constant-current, and constant-voltage
CHG - Open-drain charge indication pin. This pin outputs a
logic LOW when a charge cycle starts and turns to HIGH
when the end-of-charge (EOC) condition is qualified. This
pin is capable to sink 10mA minimum current to drive an
LED. When the charger is disabled, the CHG outputs high
impedance.
phases. When disabled, V
= 0V.
IREF
BAT - Charger output pin. Connect this pin to the battery. A
1µF or larger X5R ceramic capacitor is recommended for
decoupling and stability purposes. When the EN pin is pulled
to logic HIGH, the BAT output is disabled.
EPAD - Exposed pad. Connect as much as possible copper
to this pad either on the component layer or other layers
through thermal vias to enhance the thermal performance.
EN - Enable input. This is a logic input pin to disable or
enable the charger. Drive to HIGH to disable the charger.
When this pin is driven to LOW or left floating, the charger is
enabled. This pin has an internal 200kΩ pull-down resistor.
GND - System ground.
IMIN - End-of-charge (EOC) current program pin. Connect a
resistor between this pin and the GND pin to set the EOC
current. The EOC current IMIN can be programmed by the
Equation 1:
11000
----------------
I
=
(mA)
MIN
R
(EQ. 1)
IMIN
FN9174.4
July 9, 2007
3
ISL6294
Typical Applications
TO BATTERY
TO INPUT
BAT
VIN
R
C
1
IREF
R
R
2
1
IREF
IMIN
C
2
D
D
1
2
R
IMIN
ISL6294
CHG
PPR
OFF
EN
GND
ON
FIGURE 1. TYPICAL APPLICATION CIRCUIT INTERFACING TO INDICATION LEDs
COMPONENT DESCRIPTION FOR FIGURE 1
PART DESCRIPTION
1μF X5R ceramic cap
COMPONENT DESCRIPTION FOR FIGURE 2
PART DESCRIPTION
1μF X5R ceramic cap
C
C
C
C
1
2
1
2
1μF X5R ceramic cap
1μF X5R ceramic cap
R
24.3kΩ, 1%, for 500mA charge current
243kΩ, 1%, for 45mA EOC current
300Ω, 5%
R
24.3kΩ, 1%, for 500mA charge current
243kΩ, 1%, for 45mA EOC current
100kΩ, 5%
IREF
IREF
R
R
IMIN
IMIN
R , R
R , R
1
1
2
2
D , D
LEDs for indication
1
2
TO BATTERY
TO INPUT
VIN
BAT
R
IREF
C
1
IREF
IMIN
C
2
R
IMIN
VCC
ISL6294
OFF
EN
ON
R
R
2
1
CHG
PPR
GND
FIGURE 2. TYPICAL APPLICATION CIRCUIT WITH THE INDICATION SIGNALS INTERFACING TO A MCU
FN9174.4
July 9, 2007
4
ISL6294
VIN
BAT
V
OS
BAT
V
REF
PRE
REG
POR
VCC
V
REF
PPR
CHARGE
CONTROL
EN
200k
VCC
EN
DIE
TEMP
GND
+115°C
CHG
IMIN
IREF
FIGURE 3. BLOCK DIAGRAM
TRICKLE
CC
CV
4.2V
CHARGE
VOLTAGE
I
REF
76%I
REF
CHARGE
CURRENT
2.55V
I
MIN
19%I
REF
CHG
INDICATION
CHG
TIME
FIGURE 4. TYPICAL CHARGE PROFILE
Description
The ISL6294 charges a Li-ion battery using a CC/CV profile.
The constant current I is set with the external resistor
reaches 4.2V, the charger enters a CV mode and regulates
the battery voltage at 4.2V to fully charge the battery without
the risk of over charge. Upon reaching an end-of-charge
(EOC) current, the charger indicates the charge completion
with the CHG pin, but the charger continues to output the
4.2V voltage. Figure 4 shows the typical charge waveforms
after the power is on.
REF
(See Figure 1) and the constant voltage is fixed at
R
IREF
4.2V. If the battery voltage is below a typical 2.55V trickle-
charge threshold, the ISL6294 charges the battery with a
trickle current of 19% of I
REF
until the battery voltage rises
above the trickle charge threshold. Fast charge CC mode is
maintained at the rate determined by programming I until
REF
The EOC current level I
is programmable with the
MIN
the cell voltage rises to 4.2V. When the battery voltage
external resistor R
(See Figure 1). The CHG signal turns
IMIN
FN9174.4
July 9, 2007
5
ISL6294
to LOW when the trickle charge starts and rises to HIGH at
the EOC. After the EOC is reached, the charge current has
CHG Indication
The CHG is an open-drain output capable to at least 10mA
current when the charger starts to charge and turns off when
the EOC current is reached. The CHG signal is interfaced
either with a micro-processor GPIO or an LED for indication.
to rise to typically 76% I
for the CHG signal to turn on
REF
again, as shown in Figure 4. The current surge after EOC
can be caused by a load connected to the battery.
A thermal foldback function reduces the charge current
anytime when the die temperature reaches typically +115°C.
This function guarantees safe operation when the printed
circuit board (PCB) is not capable of dissipating the heat
generated by the linear charger. The ISL6294 accepts an input
voltage up to 28V but disables charging when the input
voltage exceeds the OVP threshold, typically 6.8V, to protect
against unqualified or faulty AC adapters.
EN Input
EN is an active-low logic input to enable the charger. Drive
the EN pin to LOW or leave it floating to enable the charger.
This pin has a 200kΩ internal pulldown resistor so when left
floating, the input is equivalent to logic LOW. Drive this pin to
HIGH to disable the charger. The threshold for HIGH is given
in “Electrical Specifications”on page 2.
IREF Pin
PPR Indication
The IREF pin has the two functions as described in the Pin
Description section. When setting the fast charge current,
the charge current is guaranteed to have 10% accuracy with
the charge current set at 500mA. When monitoring the
charge current, the accuracy of the IREF pin voltage vs the
actual charge current has the same accuracy as the gain
from the IREF pin current to the actual charge current. The
accuracy is 10% at 500mA and is expected to drop to 30% of
the actual current (not the set constant charge current) when
the current drops to 50mA.
The PPR pin is an open-drain output to indicate the
presence of the AC adapter. Whenever the input voltage is
higher than the POR threshold, the PPR pin turns on the
internal open-drain MOSFET to indicate a logic LOW signal,
independent on the EN pin input. When the internal open-
drain FET is turned off, the PPR pin should leak less than
1µA current. When turned on, the PPR pin should be able to
sink at least 10mA current under all operating conditions.
The PPR pin can be used to drive an LED (see Figure 1) or
to interface with a microprocessor.
Operation Without the Battery
Power-Good Range
The ISL6294 relies on a battery for stability and is not
guaranteed to be stable if the battery is not connected. With
a battery, the charger will be stable with an output ceramic
decoupling capacitor in the range of 1µF to 200µF. The
maximum load current is limited by the dropout voltage or
the thermal foldback.
The power-good range is defined by the following three
conditions:
1. V > V
IN POR
2. V - V
IN BAT
> V
OS
3. V < V
IN OVP
Dropout Voltage
where the V
OS
is the offset voltage for the input and output
The constant current may not be maintained due to the
voltage comparator, discussed shortly, and the V
overvoltage protection threshold given “Electrical
Specifications” on page 2. All V , V , and V
hysteresis, as given in “Electrical Specifications” on page 2.
The charger will not charge the battery if the input voltage is
not in the power-good range.
is the
OVP
r
limit at a low input voltage. The worst case on
DS(ON)
resistance of the pass FET is 1.2Ω the maximum operating
temperature, thus if tested with 0.5A current and 3.8V
battery voltage, constant current could not be maintained
when the input voltage is below 4.4V.
have
POR OS
OVP
Thermal Foldback
Input and Output Comparator
The thermal foldback function starts to reduce the charge
current when the internal temperature reaches a typical
value of +115°C.
The charger will not be enabled unless the input voltage is
higher than the battery voltage by an offset voltage VOS.
The purpose of this comparator is to ensure that the charger
is turned off when the input power is removed from the
charger. Without this comparator, it is possible that the
charger will fail to power down when the input is removed
and the current can leak through the PFET pass element to
continue biasing the POR and the Pre-Regulator blocks
shown in the Block Diagram on page 5.
FN9174.4
July 9, 2007
6
ISL6294
Applications Information
THERMAL
LIMITED
Input Capacitor Selection
700
r
ON
LIMITED
The input capacitor is required to suppress the power supply
transient response during transitions. Mainly this capacitor is
selected to avoid oscillation during the start up when the
input supply is passing the POR threshold and the VIN - BAT
comparator offset voltage. When the battery voltage is above
the POR threshold, the VIN - VBAT offset voltage dominates
the hysteresis value. Typically, a 1µF X5R ceramic capacitor
should be sufficient to suppress the power supply noise.
R
IREF
INCREASES
θ
or T
A
JA
INCREASES
V
BAT
INCREASES
Output Capacitor Selection
The criteria for selecting the output capacitor is to maintain
the stability of the charger as well as to bypass any transient
load current. The minimum capacitance is a 1µF X5R
ceramic capacitor. The actual capacitance connected to the
output is dependent on the actual application requirement.
4.0
4.5
5.0
5.5
6.0
6.5
Charge Current Limit
INPUT VOLTAGE (V)
The actual charge current in the CC mode is limited by
FIGURE 1. CHARGE CURRENT LIMITS IN THE CC MODE
several factors in addition to the set I
. Figure 1 shows
REF
Layout Guidance
three limits for the charge current in the CC mode. The
charge current is limited by the on resistance of the pass
element (power P-Channel MOSFET) if the input and the
output voltage are too close to each other. The solid curve
shows a typical case when the battery voltage is 4.0V and
the charge current is set to 700mA. The non-linearity on the
The ISL6294 uses a thermally-enhanced DFN package that
has an exposed thermal pad at the bottom side of the
package. The layout should connect as much as possible to
copper on the exposed pad. Typically the component layer is
more effective in dissipating heat. The thermal impedance
can be further reduced by using other layers of copper
connecting to the exposed pad through a thermal via array.
Each thermal via is recommended to have 0.3mm diameter
and 1mm distance from other thermal vias.
r
-limited region is due to the increased resistance at
ON
higher die temperature. If the battery voltage increases to
higher than 4.0V, the entire curve moves towards right side.
As the input voltage increases, the charge current may be
reduced due to the thermal foldback function. The limit
caused by the thermal limit is dependent on the thermal
impedance. As the thermal impedance increases, the
thermal-limited curve moves towards left, as shown in
Figure 1.
Input Power Sources
The input power source is typically a well-regulated wall
cube with 1-meter length wire or a USB port. The input
voltage ranges from 4.25V to 6.5V under full-load and
unloaded conditions. The ISL6294 can withstand up to 28V
on the input without damaging the IC. If the input voltage is
higher than typically 6.8V, the charger stops charging.
FN9174.4
July 9, 2007
7
ISL6294
Small Outline Plastic Packages (SOIC)
M8.15 (JEDEC MS-012-AA ISSUE C)
8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE
N
INDEX
AREA
0.25(0.010)
M
B M
H
INCHES MILLIMETERS
E
SYMBOL
MIN
MAX
MIN
1.35
0.10
0.33
0.19
4.80
3.80
MAX
1.75
0.25
0.51
0.25
5.00
4.00
NOTES
-B-
A
A1
B
C
D
E
e
0.0532
0.0040
0.013
0.0688
0.0098
0.020
-
-
1
2
3
L
9
SEATING PLANE
A
0.0075
0.1890
0.1497
0.0098
0.1968
0.1574
-
-A-
3
h x 45°
D
4
-C-
0.050 BSC
1.27 BSC
-
α
H
h
0.2284
0.0099
0.016
0.2440
0.0196
0.050
5.80
0.25
0.40
6.20
0.50
1.27
-
e
A1
C
5
B
0.10(0.004)
L
6
0.25(0.010) M
C
A M B S
N
α
8
8
7
NOTES:
0°
8°
0°
8°
-
1. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of
Publication Number 95.
Rev. 1 6/05
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension “D” does not include mold flash, protrusions or gate burrs.
Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006
inch) per side.
4. Dimension “E” does not include interlead flash or protrusions. Inter-
lead flash and protrusions shall not exceed 0.25mm (0.010 inch) per
side.
5. The chamfer on the body is optional. If it is not present, a visual index
feature must be located within the crosshatched area.
6. “L” is the length of terminal for soldering to a substrate.
7. “N” is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width “B”, as measured 0.36mm (0.014 inch) or greater
above the seating plane, shall not exceed a maximum value of
0.61mm (0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions
are not necessarily exact.
FN9174.4
July 9, 2007
8
ISL6294
Dual Flat No-Lead Plastic Package (DFN)
L8.2x3
2X
0.15
C
A
8 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE
A
D
2X
MILLIMETERS
0.15
C B
SYMBOL
MIN
0.80
NOMINAL
MAX
1.00
NOTES
A
A1
A3
b
0.90
-
-
0.20
1.50
1.65
-
0.20 REF
0.25
0.05
-
E
-
6
INDEX
AREA
0.32
1.75
1.90
5,8
D
2.00 BSC
1.65
-
B
A
D2
E
7,8
TOP VIEW
3.00 BSC
1.80
-
// 0.10
0.08
C
E2
e
7,8
0.50 BSC
-
-
C
k
0.20
0.30
-
-
SIDE VIEW
C
A3
7
SEATING
PLANE
L
0.40
0.50
8
N
8
2
D2
D2/2
2
8
Nd
4
3
(DATUM B)
Rev. 0 6/04
NOTES:
1
NX k
6
1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
INDEX
AREA
3. Nd refers to the number of terminals on D.
(DATUM A)
E2
4. All dimensions are in millimeters. Angles are in degrees.
E2/2
5. Dimension b applies to the metallized terminal and is measured
between 0.25mm and 0.30mm from the terminal tip.
NX L
8
6. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 identifier may be
either a mold or mark feature.
N
N-1
e
NX b
5
7. Dimensions D2 and E2 are for the exposed pads which provide
improved electrical and thermal performance.
0.10
M
C A B
(Nd-1)Xe
REF.
8. Nominal dimensions are provided to assist with PCB Land
Pattern Design efforts, see Intersil Technical Brief TB389.
BOTTOM VIEW
C
L
(A1)
NX (b)
5
L
SECTION "C-C"
C C
TERMINAL TIP
e
FOR EVEN TERMINAL/SIDE
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN9174.4
July 9, 2007
9
相关型号:
![](http://pdffile.icpdf.com/pdf2/p00311/img/page/ISL6295CVZ_1870860_files/ISL6295CVZ_1870860_1.jpg)
![](http://pdffile.icpdf.com/pdf2/p00311/img/page/ISL6295CVZ_1870860_files/ISL6295CVZ_1870860_2.jpg)
ISL6295CVZ
1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8, ROHS COMPLIANT, PLASTIC, MO-153-AC, TSSOP-8
RENESAS
©2020 ICPDF网 联系我们和版权申明