ZLP32300S2008 [IXYS]
Microcontroller;
| 型号： | ZLP32300S2008 |
| 厂家： | 
IXYS CORPORATION |
| 描述： | Microcontroller 微控制器 |
| 文件： | 总7页 (文件大小：104K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
CrimzonTM Infrared Microcontrollers
ZLP32300 OTP MCU Family
Product Brief
PB012005-1004
P R E L I M I N A R Y
–
Programmable input glitch filter for pulse
reception
Product Block Diagram
•
•
Six priority interrupts
Watch-Dog
Timer
Up to
32KB OTP
Power-On
Reset
–
–
–
Three external
Two assigned to counter/timers
One low-voltage detection interrupt
2
T8 Timer
Capture & Transmit
®
Z8 Core
Compar-
ators
Low voltage detection and high voltage detec-
tion flags
T16 Timer
Capture & Transmit
Low Battery Voltage
Detection
•
•
•
Programmable Watch-Dog Timer (WDT)
Power-On Reset (POR) circuits
High Battery Voltage
Detection
Two independent comparators with program-
mable interrupt polarity
237 Bytes RAM
•
Programmable EPROM options
Port 0
8 I/O
Port 1
8 I/O
Port 2
8 I/O
Port 3
8 I/O
–
–
–
–
–
–
–
Port 0: 0–3 pull-up transistors
Port 0: 4–7 pull-up transistors
Port 1: 0–3 pull-up transistors
Port 1: 4–7 pull-up transistors
Port 2: 0–7 pull-up transistors
EPROM Protection
Features
•
•
•
2.0–3.6V operation
Low power consumption–6mW (typical)
Three standby modes:
WDT enabled at POR
–
–
–
STOP—2µA (typical)
HALT—0.8mA (typical)
Low voltage reset
General Description
The ZLP32300 is an OTP-based member of the
Crimzon MCU family of infrared microcontrollers.
With 237 bytes of general-purpose RAM and up to
32KB of OTP, ZiLOG’s CMOS microcontrollers
offer fast executing, efficient use of memory,
sophisticated interrupts, input/output bit manipula-
tion capabilities, automated pulse generation/
reception, and internal pull-up transistors.
•
Special architecture to automate both genera-
tion and reception of complex pulses or sig-
nals:
–
One programmable 8-bit counter/timer
with two capture registers and two load
registers
–
One programmable 16-bit counter/timer
with one capture register and two reload
registers
Compatible with ZLR16300 and ZLR32300 mask
ROM families.
ZiLOG Worldwide Headquarters • 532 Race Street • San Jose, CA 95126
Telephone: 408.558.8500 • Fax: 408.558.8300 • www.ZiLOG.com
ZLP32300 OTP MCU Family
Product Brief
2
Block Diagram
P00
4
Register File
256 x 8-Bit
Pref1/P30
P31
P32
P33
P34
P35
P36
P37
P01
P02
P03
I/O Nibble
Programmable
Port 0
Port 1
Port 2
Port 3
P04
P05
P06
P07
Register Bus
4
Internal
Address Bus
OTP
Up to 32K x 8
®
Z8Core
Internal
Data Bus
P10
P11
P12
P13
P14
P15
P16
P17
8
XTAL
I/O Byte
Programmable
Machine
Timing &
Instruction
Control
Expanded
Register Bus
RESET
Expanded
Register
File
P20
P21
P22
P23
P24
P25
P26
P27
V
DD
Power
V
SS
I/O Bit
Programmable
Counter/Timer 16
16-Bit
High Voltage
Detection
Watch-Dog
Timer
Counter/Timer 8
8-Bit
Power-On
Reset
Low Voltage
Detection
Note: Refer to the specific package for available pins.
Figure 1. Functional Block Diagram
Pin-Outs
Figure 2 depicts the pins for the 20-pin ZLP32300. Figure 3 depicts the pins for the 28-pin ZLP32300. Fig-
ure 4 and Figure 5 depict the pins for the 40-pin and 48-pin versions of the ZLP32300.
PB012005-1004
Block Diagram
ZLP32300 OTP MCU Family
Product Brief
3
20
19
18
17
16
15
14
13
12
11
1
2
3
4
5
6
7
8
9
10
P25
P26
P27
P07
VDD
P24
P23
P22
P21
P20
VSS
P01
P00/Pref1/P30
P36
P34
20-Pin
PDIP
SOIC
SSOP
XTAL2
XTAL1
P31
P32
P33
Figure 2. 20-Pin DIP/SOIC/SSOP Pin Assignment
1
2
3
4
5
6
7
8
P25
P26
P27
P04
P05
P06
P07
VDD
28
27
26
25
24
23
22
21
20
19
18
17
16
15
P24
P23
P22
P21
P20
P03
VSS
P02
P01
P00
Pref1/P30
P36
P37
28-Pin
PDIP
SOIC
SSOP
9
XTAL2
XTAL1
P31
10
11
12
13
14
P32
P33
P34
P35
Figure 3. 28-Pin DIP/SOIC/SSOP Pin Assignment
PB012005-1004
Block Diagram
ZLP32300 OTP MCU Family
Product Brief
4
40
39
38
37
36
35
34
33
32
31
30
39
28
27
26
25
24
23
22
21
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
NC
P25
P26
P27
P04
P05
P06
P14
P15
NC
P24
P23
P22
P21
P20
P03
P13
P12
VSS
P02
P11
P10
P01
P00
40-Pin
PDIP
P07
VDD
P16
P17
XTAL2
XTAL1
P31
Pref1/P30
P36
P37
P35
RESET
P32
P33
P34
NC
Figure 4. 40-Pin PDIP Pin Assignment
PB012005-1004
Block Diagram
ZLP32300 OTP MCU Family
Product Brief
5
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
NC
P25
P26
P27
P04
N/C
P05
P06
P14
P15
P07
VDD
VDD
N/C
P16
P17
XTAL2
XTAL1
P31
P32
P33
P34
NC
NC
NC
P24
P23
P22
P21
P20
P03
P13
P12
VSS
VSS
N/C
P02
P11
P10
P01
48-Pin
SSOP
P00
N/C
PREF1/P30
P36
P37
27
26
25
P35
RESET
VSS
Figure 5. 48-Pin SSOP Assignment
Development Suite
The following development tools are available for the programming and debugging of this device:
•
•
•
ZLP323ICE01ZEM emulator/programmer
ZLP32300100KIT Development System (included in ZLP323ICE01ZEM)
ZiLOG Developer Studio II (ZDSII) (included in ZLP323ICE01ZEM)
PB012005-1004
Development Suite
ZLP32300 OTP MCU Family
Product Brief
6
Ordering Information
Part Number
Description
Part Number
Description
ZLP32300H4832 48-pin SSOP 32K OTP ZLP32300H4808 48-pin SSOP 8KOTP
ZLP32300P4032 40-pin PDIP 32K OTP ZLP32300P4008 40-pin PDIP 8K OTP
ZLP32300H2832 28-pin SSOP 32K OTP ZLP32300H2808 28-pin SSOP 8K OTP
ZLP32300P2832 28-pin PDIP 32K OTP
ZLP32300S2832 28-pin SOIC 32K OTP
ZLP32300P2808 28-pin PDIP 8K OTP
ZLP32300S2808 28-pin SOIC 8K OTP
ZLP32300H2032 20-pin SSOP 32K OTP ZLP32300H2008 20-pin SSOP 8K OTP
ZLP32300P2032 20-pin PDIP 32K OTP
ZLP32300S2032 20-pin SOIC 32K OTP
ZLP32300P2008 20-pin PDIP 8K OTP
ZLP32300S2008 20-pin SOIC 8K OTP
ZLP32300H4816 48-pin SSOP 16K OTP ZLP32300100KIT Development System
ZLP32300P4016 40-pin PDIP 16K OTP
ZLP32300H2816 28-pin SSOP 16K OTP
ZLP32300P2816 28-pin PDIP 16K OTP
ZLP32300S2816 28-pin SOIC 16K OTP
ZLP32300H2016 20-pin SSOP 16K OTP
ZLP32300P2016 20-pin PDIP 16K OTP
ZLP32300S2016 20-pin SOIC 16K OTP
ZLP323ICE01ZEM Emulator
PB012005-1004
Ordering Information
ZLP32300 OTP MCU Family
Product Brief
7
This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request
copies of publications, contact:
ZiLOG Worldwide Headquarters
532 Race Street
San Jose, CA 95126
Telephone: 408.558.8500
Fax: 408.558.8300
www.ZiLOG.com
Document Disclaimer
ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or
service names mentioned herein may be trademarks of the companies with which they are associated.
ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or
service names mentioned herein may be trademarks of the companies with which they are associated.
©2004 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or
technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT
ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION,
DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME
LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF
INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the
express written approval ZiLOG, use of information, devices, or technology as critical components of life support
systems is not authorized. No licenses or other rights are conveyed, implicitly or otherwise, by this document under
any intellectual property rights.
PB012005-1004
Ordering Information
相关型号：
©2020 ICPDF网 联系我们和版权申明