C0603C226Z3VACTU [KEMET]
Y5V Dielectric, 6.3- 50 VDC (Commercial Grade);型号: | C0603C226Z3VACTU |
厂家: | KEMET CORPORATION |
描述: | Y5V Dielectric, 6.3- 50 VDC (Commercial Grade) |
文件: | 总18页 (文件大小:1359K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
SurfaceꢀMountꢀMultilayerꢀCeramicꢀChipꢀCapacitorsꢀ(SMDꢀMLCCs)
Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Overview
KEMET’sꢀY5Vꢀdielectricꢀfeaturesꢀanꢀ85°Cꢀmaximumꢀ
applicationsꢀinꢀwhichꢀdielectricꢀlosses,ꢀhighꢀinsulationꢀresistanceꢀ
operatingꢀtemperatureꢀandꢀisꢀconsideredꢀ“general-purpose.”ꢀ
TheꢀElectronicsꢀComponents,ꢀAssembliesꢀ&ꢀMaterialsꢀ
Associationꢀ(EIA)ꢀcharacterizesꢀY5VꢀdielectricꢀasꢀaꢀClassꢀIIIꢀ
material.ꢀComponentsꢀofꢀthisꢀclassificationꢀareꢀfixed,ꢀceramicꢀ
dielectricꢀcapacitorsꢀsuitedꢀforꢀbypassꢀandꢀdecouplingꢀorꢀotherꢀ
andꢀcapacitanceꢀstabilityꢀareꢀnotꢀofꢀmajorꢀimportance.ꢀY5Vꢀexhibitsꢀ
aꢀpredictableꢀchangeꢀinꢀcapacitanceꢀwithꢀrespectꢀtoꢀtimeꢀandꢀ
voltageꢀandꢀdisplaysꢀwideꢀvariationsꢀinꢀcapacitanceꢀwithꢀreferenceꢀ
toꢀambientꢀtemperature.ꢀCapacitanceꢀchangeꢀisꢀlimitedꢀtoꢀ+22%,ꢀ
−82%ꢀfromꢀ−30°Cꢀtoꢀ+85°C.
Applications
Benefits
Typicalꢀapplicationsꢀincludeꢀlimitedꢀtemperature,ꢀdecouplingꢀandꢀ
bypass.
•ꢀ −30°Cꢀtoꢀ+85°Cꢀoperatingꢀtemperatureꢀrange
• Lead (Pb)-Free, RoHS and REACH compliant
• EIA 0402, 0603, 0805, 1206, and 1210 case sizes
•ꢀ DCꢀvoltageꢀratingsꢀofꢀ6.3ꢀV,ꢀ10ꢀV,ꢀ16ꢀV,ꢀ25ꢀV,ꢀandꢀ50ꢀV
•ꢀ Capacitanceꢀofferingsꢀrangingꢀfromꢀ0.022ꢀμFꢀtoꢀ22ꢀμF
•ꢀ Availableꢀcapacitanceꢀtoleranceꢀofꢀ+80%/−20%ꢀ
•ꢀ Non-polarꢀdevice,ꢀminimizingꢀinstallationꢀconcerns
•ꢀ 100%ꢀpureꢀmatteꢀtin-platedꢀterminationꢀfinishꢀthatꢀallowingꢀforꢀ
excellent solderability
Click image above for interactive 3D content
Open PDF in Adobe Reader for full functionality
Ordering Information
C
1210
C
226
Z
4
V
A
C
TU
Case Size Specification/
Capacitance
Code (pF)
Capacitance RatedꢀVoltageꢀ
FailureꢀRate/
Design
Packaging/Gradeꢀ
Ceramic
Dielectric
V = Y5V
TerminationꢀFinish1
(L" x W")
Series
Tolerance
(VDC)
(C-Spec)
0402
0603
0805
1206
1210
C = Standard
Twoꢀsignificantꢀ Zꢀ=ꢀ+80%/-20% 9 = 6.3
digitsꢀ+ꢀnumberꢀ Mꢀ=ꢀ±20%
ofꢀzeros
A = N/A
Cꢀ=ꢀ100%ꢀMatteꢀ Seeꢀ"Packagingꢀ
8 = 10
4 = 16
3 = 25
5 = 50
Sn
C-SpecꢀOrderingꢀ
Options Table"
below
1 Additional termination finish options may be available. Contact KEMET for details.
One world. One KEMET
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016
1
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Packaging C-Spec Ordering Options Table
Packaging/Grade
Packaging Type1
Ordering Code (C-Spec)
BulkꢀBagꢀ/ꢀUnmarked
7"ꢀReelꢀ/ꢀUnmarked
Notꢀrequiredꢀ(Blank)
TU
7411 (EIA 0603 and smaller case sizes)
13"ꢀReelꢀ/ꢀUnmarked
7" Reel / Marked
7210ꢀ(EIAꢀ0805ꢀandꢀlargerꢀcaseꢀsizes)
TM
7040 (EIA 0603 and smaller case sizes)
13" Reel / Marked
7215ꢀ(EIAꢀ0805ꢀandꢀlargerꢀcaseꢀsizes)
7"ꢀReelꢀ/ꢀUnmarkedꢀ/ꢀ2mmꢀpitch2
13"ꢀReelꢀ/ꢀUnmarkedꢀ/ꢀ2mmꢀpitch2
7081
7082
1 Default packaging is "Bulk Bag". An ordering code C-Spec is not required for "Bulk Bag" packaging.
1 The terms "Marked" and "Unmarked" pertain to laser marking option of capacitors. All packaging options labeled as "Unmarked" will contain capacitors that have
not been laser marked. Please contact KEMET if you require a laser marked option. For more information see "Capacitor Marking".
2 The 2 mm pitch option allows for double the packaging quantity of capacitors on a given reel size. This option is limited to EIA 0603 (1608 metric) case size
devices. For more information regarding 2 mm pitch option see "Tape & Reel Packaging Information".
Dimensions – Millimeters (Inches)
L
W
T
B
S
EIA
Size
Code
Metric
Size
Code
T
S
L
W
Width
B
Mounting
Technique
Thick-
ness
Separation
Minimum
Length
Bandwidth
0402
0603
0805
1206
1210
1005
1608
2012
3216
3225
1.00 (0.040) ±0.05 (0.002) 0.50 (0.020) ±0.05 (0.002)
1.60 (0.063) ±0.15 (0.006) 0.80 (0.032) ±0.15 (0.006)
2.00 (0.079) ±0.20 (0.008) 1.25 (0.049) ±0.20 (0.008)
3.20 (0.126) ±0.20 (0.008) 1.60 (0.063) ±0.20 (0.008)
3.20 (0.126) ±0.20 (0.008) 2.50 (0.098) ±0.20 (0.008)
0.30 (0.012) ±0.10 (0.004) 0.30 (0.012) SolderꢀReflowꢀOnly
0.35 (0.014) ±0.15 (0.006) 0.70 (0.028)
Solder Wave or
See Table 2
forꢀThickness
0.50 (0.02) ±0.25 (0.010)
0.50 (0.02) ±0.25 (0.010)
0.50 (0.02) ±0.25 (0.010)
0.75 (0.030)
SolderꢀReflow
N/A
SolderꢀReflowꢀOnly
Qualification/Certification
CommercialꢀGradeꢀproductsꢀareꢀsubjectꢀtoꢀinternalꢀqualification.ꢀDetailsꢀregardingꢀtestꢀmethodsꢀandꢀconditionsꢀareꢀreferencedꢀinꢀ
Tableꢀ4,ꢀPerformanceꢀ&ꢀReliability.
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016
2
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Environmental Compliance
Leadꢀ(Pb)-Free,ꢀRoHS,ꢀandꢀREACHꢀcompliantꢀwithoutꢀexemptions.ꢀ
Electrical Parameters/Characteristics
Item
Parameters/Characteristics
OperatingꢀTemperatureꢀRange
-30°Cꢀtoꢀ+85°Cꢀꢀ
+22%,ꢀ-82%
7.0%
CapacitanceꢀChangeꢀwithꢀReferenceꢀtoꢀ+25°Cꢀandꢀ0ꢀVdcꢀAppliedꢀ(TCC)
1AgingꢀRateꢀ(Maximumꢀ%ꢀCapacitanceꢀLoss/DecadeꢀHour)
250%ꢀofꢀratedꢀvoltage
2DielectricꢀWithstandingꢀVoltageꢀ(DWV)
3DissipationꢀFactorꢀ(DF)ꢀMaximumꢀLimitꢀ@ꢀ25°C
4InsulationꢀResistanceꢀ(IR)ꢀMinimumꢀLimitꢀ@ꢀ25°C
(5ꢀ±ꢀ1ꢀsecondsꢀandꢀcharge/dischargeꢀnotꢀexceedingꢀ50mA)
10%ꢀ(6.3Vꢀ&ꢀ10V),ꢀ7%ꢀ(16Vꢀ&ꢀ25V)ꢀandꢀ5%ꢀ(50Vꢀ)
SeeꢀInsulationꢀResistanceꢀLimitꢀTable
(Ratedꢀvoltageꢀappliedꢀforꢀ120ꢀ±ꢀ5ꢀsecsꢀ@ꢀ25°C)
1Regarding Aging Rate: Capacitance measurements (including tolerance) are indexed to a referee time of 48 or 1,000 hours. Please refer to a part number specific
datasheet for referee time details.
2DWV is the voltage a capacitor can withstand (survive) for a short period of time. It exceeds the nominal and continuous working voltage of the capacitor.
3Capacitance and dissipation factor (DF) measured under the following conditions:
1kHz ± 50Hz and 1.0 ± 0.2 Vrms if capacitance ≤10µF
120Hz ± 10Hz and 0.5 ± 0.1 Vrms if capacitance >10µF
4To obtain IR limit, divide MΩ-µF value by the capacitance and compare to GΩ limit. Select the lower of the two limits.
Note: When measuring capacitance it is important to ensure the set voltage level is held constant. The HP4284 & Agilent E4980 have a feature known as
Automatic Level Control (ALC). The ALC feature should be switched to "ON".
Post Environmental Limits
High Temperature Life, Biased Humidity, Moisture Resistance
Rated DC
Voltage
Capacitance
Dissipation Factor
(Maximumꢀ%)ꢀ
Capacitance
Insulation
Resistance
Dielectric
Y5V
Value
Shiftꢀ
> 25
16/25
< 16
7.5
All
10.0
15.0
±30%ꢀꢀ
10%ꢀofꢀInitialꢀLimit
Insulation Resistance Limit Table
100 Megohm
EIA Case Size
50 Megohm
Microfarads or 10 GΩ
Microfarads or 10 GΩ
All
≥ꢀ16ꢀV
≤ꢀ10ꢀV
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016
3
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Table 1 – Capacitance Range/Selection Waterfall (0402 – 1210 Case Sizes)
Case Size/
Series
Voltage Code
C0402C
C0603C
C0805C
C1206C
C1210C
9
8
4
9
8
4
3
9
8
4
3
5
9
8
4
3
5
9
8
4
3
5
Capacitance
Code
Capacitance
Rated Voltage (VDC)
Product Availability and Chip Thickness Codes
See Table 2 for Chip Thickness Dimensions
Capacitance Tolerance
22,000 pF
27,000 pF
33,000 pF
39,000 pF
47,000 pF
56,000 pF
68,000 pF
82,000 pF
0.10 µF
0.12 µF
0.15 µF
0.18 µF
0.22 µF
0.27 µF
0.33 µF
0.39 µF
0.47 µF
0.56 µF
0.68 µF
0.82 µF
1.0 µF
223
273
333
393
473
563
683
823
104
124
154
184
224
274
334
394
474
564
684
824
105
125
155
185
225
335
475
565
685
106
156
226
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
BB BB BB CF CF CF CF DN DN DN DN DN
BB BB BB CF CF CF CF DN DN DN DN DN
BB BB BB CF CF CF CF DN DN DN DN DN
BB BB BB CF CF CF CF DP DP DP DP DP
BB BB BB CF CF CF CF DO DO DO DO DO
BB BB BB CF CF CF CF DP DP DP DP DP
BB BB BB CF CF CF CF DP DP DP DP DP
BB BB BB CF CF CF CF DP DP DP DP DP
BB BB BB CG CG CG CG DN DN DN DN DN
CG CG CG CG DN DN DN DN
CG CG CG CG DN DN DN DN
CG CG CG CG DN DN DN DN
BB
CG CG CG CG DN DN DN DN DG EC EC EC EC
FD FD FD FD FD
FD FD FD FD FD
FD FD FD FD FD
FD FD FD FD FD
FD FD FD FD FD
FD FD FD FD FD
FD FD FD FD FD
FF FF FF FF FF
FH FH FH FH FH
FD FD FD
FD FD FD
FD FD FD
FJ FJ FJ
FE FE FE
FT FT FT
FG FG FG
FH FH FH
FH² FH² FH²
CG CG CG CG DN DN DN DN
CG CG CG CG DG DG DG DG
EB EB EB EB
EB EB EB EB
EB EB EB EB
EC EC EC EC
EB EB EB EB
EB EB EB EB
EB EB EB EB
CG CG CG
CG CG CG
CG CG
CG CG
CG CG
DN DN DN DN
DG DG DG DG
DP DP DP DP
DP DP DP DG
DG DG DG DG
BB
BB BB
BB BB
CG CG CG CG DP DP DP DG DG EP EP EP EP
1.2 µF
1.5 µF
1.8 µF
2.2 µF
3.3 µF
4.7 µF
5.6 µF
6.8 µF
DN DN DN
DN DN DN
DP DP DP
DG DG DG
DL DL DG
DG DG DG
DF DF
EC EC EC
EC EC EC
ED ED ED
EC EC EC
EH EH EH
EM² EM² EM²
EJ EJ EJ
EJ EJ
DG DG
DG DG
10 µF
15 µF
22 µF
EH EH EH EH
FH FH FH
FT² FT² FS FS
EH EH
Rated Voltage (VDC)
Voltage Code
Capacitance
Code
9
8
4
9
8
4
3
9
8
4
3
5
9
8
4
3
5
9
8
4
3
5
Capacitance
Case Size/
Series
C0402C
C0603C
C0805C
C1206C
C1210C
xx² Only available in Z tolerance.
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016
4
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Table 2A – Chip Thickness/Tape & Reel Packaging Quantities
Paper Quantity1
Plastic Quantity
7" Reel 13" Reel
Thickness Case Thickness ±
Code
Size1
Range (mm)
7" Reel
13" Reel
BB
CF
CG
DN
DO
DP
DL
DF
DG
EB
EC
ED
EP
EM
EH
EJ
0402
0603
0603
0805
0805
0805
0805
0805
0805
1206
1206
1206
1206
1206
1206
1206
1210
1210
1210
1210
1210
1210
1210
1210
0.50 ± 0.05
0.80 ± 0.07*
0.80 ± 0.10*
0.78 ± 0.10*
0.80 ± 0.10*
0.90 ± 0.10*
0.95 ± 0.10
1.10 ± 0.10
1.25 ± 0.15
0.78 ± 0.10
0.90 ± 0.10
1.00 ± 0.10
1.20 ± 0.20
1.25 ± 0.15
1.60 ± 0.20
1.70 ± 0.20
0.95 ± 0.10
1.00 ± 0.10
1.10 ± 0.10
1.25 ± 0.15
1.55 ± 0.15
1.85 ± 0.20
1.90 ± 0.20
2.50 ± 0.30
10,000
4,000
4,000
4,000
4,000
4,000
0
0
50,000
15,000
15,000
15,000
15,000
15,000
0
0
0
0
0
0
0
0
0
0
0
0
0
0
4,000
2,500
2,500
4,000
4,000
2,500
2,500
2,500
2,000
2,000
4,000
2,500
2,500
2,500
2,000
2,000
2,000
1,000
10,000
10,000
10,000
10,000
10,000
10,000
10,000
10,000
8,000
8,000
10,000
10,000
10,000
10,000
8,000
8,000
8,000
4,000
0
0
4,000
10,000
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
FD
FE
FF
FG
FH
FJ
FT
FS
7" Reel
13" Reel
7" Reel
13" Reel
Thickness
Code
Case
Size1
Thickness ±
Range (mm)
Paper Quantity1
Plastic Quantity
Package quantity based on finished chip thickness specifications.
1 If ordering using the 2 mm Tape and Reel pitch option, the packaging quantity outlined in the table above will be doubled. This option is limited to EIA 0603 (1608 metric)
case size devices. For more information regarding 2 mm pitch option see “Tape & Reel Packaging Information”.
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016
5
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Table 2B – Bulk Packaging Quantities
Loose Packaging
Packaging Type
BulkꢀBagꢀ(default)
PackagingꢀC-Spec1
N/A2
Case Size
Packaging Quantities (pieces/unit packaging)
EIA (in)
Metric (mm)
Minimum
Maximum
0402
0603
0805
1206
1210
1808
1812
1825
2220
2225
1005
1608
2012
3216
3225
4520
4532
4564
5650
5664
50,000
1
20,000
1 The "Packaging C-Spec" is a 4 to 8 digit code which identifies the packaging type and/or product grade. When ordering, the proper code must be included in the 15th
through 22nd character positions of the ordering code. See "Ordering Information" section of this document for further details. Commercial Grade product ordered without
a packaging C-Spec will default to our standard "Bulk Bag" packaging. Contact KEMET if you require a bulk bag packaging option for Automotive Grade products.
2 A packaging C-Spec (see note 1 above) is not required for "Bulk Bag" packaging (excluding Anti-Static Bulk Bag and Automotive Grade products). The 15th through
22nd character positions of the ordering code should be left blank. All product ordered without a packaging C-Spec will default to out standard "Bulk Bag" packaging.
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016
6
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Table 3 – Chip Capacitor Land Pattern Design Recommendations per IPC-7351
Density Level A:
Maximum (Most)
Land Protrusion (mm)
Density Level B:
Median (Nominal)
Land Protrusion (mm)
Density Level C:
Minimum (Least)
Land Protrusion (mm)
EIA
Size
Code
Metric
Size
Code
C
Y
X
V1
V2
C
Y
X
V1
V2
C
Y
X
V1
V2
0402
0603
0805
1206
1210
12101
1005
1608
2012
3216
3225
3225
0.50
0.72
0.72
2.20
1.20
0.45
0.62
0.62
1.90
1.00
0.40
0.52
0.52
1.60
0.80
0.90
1.00
1.60
1.60
1.50
1.15
1.35
1.35
1.35
1.60
1.10
1.55
1.90
2.80
2.90
4.00
4.40
5.60
5.65
5.60
2.10
2.60
2.90
3.80
3.90
0.80
0.90
1.50
1.50
1.40
0.95
1.15
1.15
1.15
1.40
1.00
1.45
1.80
2.70
2.80
3.10
3.50
4.70
4.70
4.70
1.50
2.00
2.30
3.20
3.30
0.60
0.75
1.40
1.40
1.30
0.75
0.95
0.95
0.95
1.20
0.90
1.35
1.70
2.60
2.70
2.40
2.80
4.00
4.00
4.00
1.20
1.70
2.00
2.90
3.00
1 Only for capacitance values ≥ 22 µF
Density Level A: For low-density product applications. Recommended for wave solder applications and provides a wider process window for reflow solder
processes. KEMET only recommends wave soldering of EIA 0603, 0805, and 1206 case sizes.
Density Level B: For products with a moderate level of component density. Provides a robust solder attachment condition for reflow solder processes.
Density Level C: For high component density product applications. Before adapting the minimum land pattern variations the user should perform qualification
testing based on the conditions outlined in IPC Standard 7351 (IPC–7351).
Image below based on Density Level B for an EIA 1210 case size.
V1
Y
Y
V2
X
X
C
C
Grid Placement Courtyard
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016
7
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Soldering Process
Recommended Soldering Technique:
ꢀ •ꢀSolderꢀwaveꢀorꢀsolderꢀreflowꢀforꢀEIAꢀcaseꢀsizesꢀ0603,ꢀ0805ꢀandꢀ1206
ꢀ •ꢀAllꢀotherꢀEIAꢀcaseꢀsizesꢀareꢀlimitedꢀtoꢀsolderꢀreflowꢀonly
Recommended Reflow Soldering Profile:
KEMET’sꢀfamiliesꢀofꢀsurfaceꢀmountꢀmultilayerꢀceramicꢀcapacitorsꢀ(SMDꢀMLCCs)ꢀareꢀcompatibleꢀwithꢀwaveꢀ(singleꢀorꢀdual),ꢀconvection,ꢀ
IRꢀorꢀvaporꢀphaseꢀreflowꢀtechniques.ꢀPreheatingꢀofꢀtheseꢀcomponentsꢀisꢀrecommendedꢀtoꢀavoidꢀextremeꢀthermalꢀstress.ꢀKEMET’sꢀ
recommendedꢀprofileꢀconditionsꢀforꢀconvectionꢀandꢀIRꢀreflowꢀreflectꢀtheꢀprofileꢀconditionsꢀofꢀtheꢀIPC/J-STD-020ꢀstandardꢀforꢀmoistureꢀ
sensitivityꢀtesting.ꢀTheseꢀdevicesꢀcanꢀsafelyꢀwithstandꢀaꢀmaximumꢀofꢀthreeꢀreflowꢀpassesꢀatꢀtheseꢀconditions.
TP
TL
Termination Finish
tP
Maximum Ramp Up Rate = 3°C/sec
Maximum Ramp Down Rate = 6°C/sec
Profile Feature
SnPb
100%ꢀMatteꢀSn
tL
Preheat/Soak
Tsmax
Tsmin
TemperatureꢀMinimumꢀ(TSmin
TemperatureꢀMaximumꢀ(TSmax
Time (tS)ꢀfromꢀTSmin to TSmax
)
100°C
150°C
150°C
200°C
)
tS
60 – 120 seconds
60 – 120 seconds
Ramp-UpꢀRateꢀ(TL to TP)
LiquidousꢀTemperatureꢀ(TL)
TimeꢀAboveꢀLiquidousꢀ(tL)
PeakꢀTemperatureꢀ(TP)
3°C/secondꢀmaximum 3°C/secondꢀmaximum
25
183°C
60 – 150 seconds
235°C
217°C
60 – 150 seconds
260°C
25° C to Peak
Time
TimeꢀWithinꢀ5°CꢀofꢀMaximumꢀ
20ꢀsecondsꢀmaximum 30ꢀsecondsꢀmaximum
PeakꢀTemperatureꢀ(tP)
Ramp-Down Rate (TP to TL) 6°C/secondꢀmaximum 6°C/secondꢀmaximum
Timeꢀ25°CꢀtoꢀPeakꢀ
6ꢀminutesꢀmaximum
8ꢀminutesꢀmaximum
Temperature
Note 1: All temperatures refer to the center of the package, measured on the
capacitor body surface that is facing up during assembly reflow.
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016
8
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Table 4 – Performance & Reliability: Test Methods and Conditions
Stress
Reference
Test or Inspection Method
TerminalꢀStrength
JIS–C–6429
Appendixꢀ1,ꢀNote:ꢀForceꢀofꢀ1.8ꢀkgꢀforꢀ60ꢀseconds.
Appendixꢀ2,ꢀNote:ꢀStandardꢀterminationꢀsystemꢀ–ꢀ2.0ꢀmmꢀ(minimum)ꢀforꢀallꢀexceptꢀ3ꢀmmꢀforꢀC0G.ꢀ
Flexibleꢀterminationꢀsystemꢀ–ꢀ3.0ꢀmmꢀ(minimum).
Board Flex
JIS–C–6429
Magnificationꢀ50ꢀX.ꢀConditions:
ꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀa)ꢀMethodꢀB,ꢀ4ꢀhoursꢀ@ꢀ155°C,ꢀdryꢀheatꢀ@ꢀ235°C
ꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀb)ꢀMethodꢀBꢀ@ꢀ215°Cꢀcategoryꢀ3
Solderability
J–STD–002
ꢀꢀꢀꢀꢀꢀꢀꢀꢀꢀc)ꢀMethodꢀD,ꢀcategoryꢀ3ꢀ@ꢀ260°C
TemperatureꢀCycling
BiasedꢀHumidity
JESD22ꢀMethodꢀJA–104
MIL–STD–202ꢀMethodꢀ103
1,000ꢀCyclesꢀ(−55°Cꢀtoꢀ+125°C).ꢀMeasurementꢀatꢀ24ꢀhoursꢀ+/-ꢀ4ꢀhoursꢀafterꢀtestꢀconclusion.
LoadꢀHumidity:ꢀ1,000ꢀhoursꢀ85°C/85%ꢀRHꢀandꢀratedꢀvoltage.ꢀAddꢀ100ꢀKꢀohmꢀresistor.ꢀMeasurementꢀ
atꢀ24ꢀhoursꢀ+/-ꢀ4ꢀhoursꢀafterꢀtestꢀconclusion.
LowꢀVoltꢀHumidity:ꢀ1,000ꢀhoursꢀ85°C/85%ꢀRHꢀandꢀ1.5ꢀV.ꢀAddꢀ100ꢀKꢀohmꢀresistor.ꢀ
Measurementꢀatꢀ24ꢀhoursꢀ+/-ꢀ4ꢀhoursꢀafterꢀtestꢀconclusion.
tꢀ=ꢀ24ꢀhours/cycle.ꢀStepsꢀ7aꢀandꢀ7bꢀnotꢀrequired.
MoistureꢀResistance
ThermalꢀShock
MIL–STD–202ꢀMethodꢀ106
MIL–STD–202ꢀMethodꢀ107
Measurementꢀatꢀ24ꢀhoursꢀ+/-ꢀ4ꢀhoursꢀafterꢀtestꢀconclusion.
−55°C/+125°C.ꢀNote:ꢀNumberꢀofꢀcyclesꢀrequiredꢀ–ꢀ300,ꢀmaximumꢀtransferꢀtimeꢀ–ꢀ20ꢀseconds,ꢀdwellꢀ
timeꢀ–ꢀ15ꢀminutes.ꢀAirꢀ–ꢀAir.
MIL–STD–202ꢀMethodꢀ108
HighꢀTemperatureꢀLife
StorageꢀLife
1,000ꢀhoursꢀatꢀ125°Cꢀ(85°CꢀforꢀX5R,ꢀZ5UꢀandꢀY5V)ꢀwithꢀ2ꢀXꢀratedꢀvoltageꢀapplied.
/EIA–198
MIL–STD–202ꢀMethodꢀ108 150°C,ꢀ0ꢀVDCꢀforꢀ1,000ꢀhours.
5ꢀg'sꢀforꢀ20ꢀmin.,ꢀ12ꢀcyclesꢀeachꢀofꢀ3ꢀorientations.ꢀNote:ꢀUseꢀ8"ꢀXꢀ5"ꢀPCBꢀ0.031"ꢀthickꢀ7ꢀsecureꢀ
MIL–STD–202ꢀMethodꢀ204 pointsꢀonꢀoneꢀlongꢀsideꢀandꢀ2ꢀsecureꢀpointsꢀatꢀcornersꢀofꢀoppositeꢀsides.ꢀPartsꢀmountedꢀwithinꢀ2"ꢀ
fromꢀanyꢀsecureꢀpoint.ꢀTestꢀfromꢀ10ꢀ–ꢀ2,000ꢀHz
Vibration
MechanicalꢀShock
MIL–STD–202ꢀMethodꢀ213 Figureꢀ1ꢀofꢀMethodꢀ213,ꢀConditionꢀF.
Resistance to Solvents MIL–STD–202ꢀMethodꢀ215 Addꢀaqueousꢀwashꢀchemical,ꢀOKEMꢀCleanꢀorꢀequivalent.
Storage and Handling
Ceramicꢀchipꢀcapacitorsꢀshouldꢀbeꢀstoredꢀinꢀnormalꢀworkingꢀenvironments.ꢀWhileꢀtheꢀchipsꢀthemselvesꢀareꢀquiteꢀrobustꢀinꢀotherꢀ
environments,ꢀsolderabilityꢀwillꢀbeꢀdegradedꢀbyꢀexposureꢀtoꢀhighꢀtemperatures,ꢀhighꢀhumidity,ꢀcorrosiveꢀatmospheres,ꢀandꢀlongꢀtermꢀ
storage.ꢀInꢀaddition,ꢀpackagingꢀmaterialsꢀwillꢀbeꢀdegradedꢀbyꢀhighꢀtemperature–ꢀreelsꢀmayꢀsoftenꢀorꢀwarpꢀandꢀtapeꢀpeelꢀforceꢀmayꢀ
increase.ꢀKEMETꢀrecommendsꢀthatꢀmaximumꢀstorageꢀtemperatureꢀnotꢀexceedꢀ40ºCꢀandꢀmaximumꢀstorageꢀhumidityꢀnotꢀexceedꢀ70%ꢀ
relativeꢀhumidity.ꢀTemperatureꢀfluctuationsꢀshouldꢀbeꢀminimizedꢀtoꢀavoidꢀcondensationꢀonꢀtheꢀpartsꢀandꢀatmospheresꢀshouldꢀbeꢀfreeꢀofꢀ
chlorineꢀandꢀsulfurꢀbearingꢀcompounds.ꢀForꢀoptimizedꢀsolderabilityꢀchipꢀstockꢀshouldꢀbeꢀusedꢀpromptly,ꢀpreferablyꢀwithinꢀ1.5ꢀyearsꢀofꢀ
receipt.
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016
9
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Construction (Typical)
Detailed Cross Section
Dielectric Material
(BaTiO3)
Dielectric Material
(BaTiO3)
Barrier Layer
(Ni)
Termination Finish
(100% Matte Sn)
End Termination/
External Electrode
(Cu)
Inner Electrodes
(Ni)
End Termination/
External Electrode
(Cu)
Barrier Layer
(Ni)
Termination Finish
(100% Matte Sn)
Inner Electrodes
(Ni)
Capacitor Marking (Optional):
Laserꢀmarkingꢀoptionꢀisꢀnotꢀavailableꢀon:
•ꢀ C0G,ꢀUltraꢀStableꢀX8RꢀandꢀY5Vꢀdielectricꢀdevicesꢀ
• EIA 0402 case size devices
•ꢀ EIAꢀ0603ꢀcaseꢀsizeꢀdevicesꢀwithꢀFlexibleꢀTerminationꢀoption.
•ꢀ KPSꢀCommercialꢀandꢀAutomotiveꢀgradeꢀstackedꢀdevices.
Theseꢀcapacitorsꢀareꢀsuppliedꢀunmarkedꢀonly.
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016 10
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Tape & Reel Packaging Information
KEMETꢀoffersꢀmultilayerꢀceramicꢀchipꢀcapacitorsꢀpackagedꢀinꢀ8,ꢀ12ꢀandꢀ16ꢀmmꢀtapeꢀonꢀ7"ꢀandꢀ13"ꢀreelsꢀinꢀaccordanceꢀwithꢀEIAꢀ
Standardꢀ481.ꢀThisꢀpackagingꢀsystemꢀisꢀcompatibleꢀwithꢀallꢀtape-fedꢀautomaticꢀpickꢀandꢀplaceꢀsystems.ꢀSeeꢀTableꢀ2ꢀforꢀdetailsꢀonꢀ
reelingꢀquantitiesꢀforꢀcommercialꢀchips.
Bar Code Label
Anti-Static Reel
®
Embossed Plastic* or
Punched Paper Carrier.
Chip and KPS Orientation in Pocket
(except 1825 Commercial, and 1825 and 2225 Military)
KEMET
Sprocket Holes
Embossment or Punched Cavity
8 mm, 12 mm
or 16 mm Carrier Tape
Anti-Static Cover Tape
(.10 mm (.004") Maximum Thickness)
178 mm (7.00")
or
330 mm (13.00")
*EIA 01005, 0201, 0402 and 0603 case sizes available on punched paper carrier only.
Table 5 – Carrier Tape Configuration, Embossed Plastic & Punched Paper (mm)
New 2 mm Pitch Reel Options*
Embossed Plastic Punched Paper
Tape
Packaging
Ordering Code
(C-Spec)
C-3190
7" Reel
13" Reel
7" Reel
13" Reel
EIA Case Size Size
(W)*
Packaging Type/Options
Pitchꢀ(P1)*
Pitchꢀ(P1)*
01005 – 0402
0603
8
8
2
2/4
4
2
2/4
4
Automotiveꢀgradeꢀ7"ꢀreelꢀunmarked
Automotiveꢀgradeꢀ13"ꢀreelꢀunmarked
Commercialꢀgradeꢀ7"ꢀreelꢀunmarked
Commercialꢀgradeꢀ13"ꢀreelꢀunmarked
C-3191
C-7081
0805
8
4
4
4
4
C-7082
1206 – 1210
1805 – 1808
≥ꢀ1812
8
4
4
* 2 mm pitch reel only available for 0603 EIA case size.
2 mm pitch reel for 0805 EIA case size under development.
12
12
12
16
8
4
4
8
8
Benefits of Changing from 4 mm to 2 mm Pitching Spacing
• Lower placement costs
•ꢀ Doubleꢀtheꢀpartsꢀonꢀeachꢀreelꢀresultsꢀinꢀfewerꢀreelꢀ
changesꢀandꢀincreasedꢀef ꢀciency
•ꢀ Fewerꢀreelsꢀresultꢀinꢀlowerꢀpackaging,ꢀshippingꢀandꢀ
storageꢀcosts,ꢀreducingꢀwaste
KPS 1210
8
8
KPSꢀ1812ꢀ&ꢀ2220
Arrayꢀ0508ꢀ&ꢀ0612
12
4
12
4
*Refer to Figures 1 & 2 for W and P1 carrier tape reference locations.
*Refer to Tables 6 & 7 for tolerance specifications.
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016 11
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Figure 1 – Embossed (Plastic) Carrier Tape Dimensions
T
T
P2
[10 pitches cumulative
tolerance on tape ± 0.2 mm]
2
E
1
Po
ØDo
Ao
F
Ko
W
E
2
B
1
Bo
S
1
P
1
T
1
Embossment
For cavity size,
see Note 1 Table 4
Center Lines of Cavity
ØD
1
Cover Tape
is for tape feeder reference only,
including draft concentric about B
B
1
o
.
User Direction of Unreeling
Table 6 – Embossed (Plastic) Carrier Tape Dimensions
Metricꢀwillꢀgovern
Constant Dimensions — Millimeters (Inches)
D1ꢀMinimum
Note 1
1.0
(0.039)
RꢀReference S1ꢀMinimum
T
T1
Tape Size
8 mm
D0
E1
P0
P2
Note 2
Note 3
Maximum
Maximum
25.0
(0.984)
1.5ꢀ+0.10/-0.0ꢀ
(0.059ꢀ+0.004/-0.0)
1.75 ±0.10
4.0 ±0.10
2.0 ±0.05
0.600
(0.024)
0.600
(0.024)
0.100
(0.004)
12 mm
16 mm
(0.069 ±0.004) (0.157 ±0.004) (0.079 ±0.002)
1.5
(0.059)
30
(1.181)
Variable Dimensions — Millimeters (Inches)
B1ꢀMaximum
Note 4
4.35
(0.171)
E2
T2
W
Tape Size
8 mm
Pitchꢀ
F
P1
A0,B0ꢀ&ꢀK0
Minimum
6.25
(0.246)
Maximum
2.5
(0.098)
Maximum
8.3
(0.327)
3.5 ±0.05
(0.138 ±0.002) (0.157 ±0.004)
4.0 ±0.10
Singleꢀ(4ꢀmm)
Singleꢀ(4ꢀmm)ꢀ&ꢀ
Doubleꢀ(8ꢀmm)
8.2
10.25
5.5 ±0.05
8.0 ±0.10
4.6
12.3
12 mm
16 mm
Note 5
(0.323)
(0.404)
(0.217 ±0.002) (0.315 ±0.004)
(0.181)
(0.484)
12.1
(0.476)
14.25
(0.561)
7.5 ±0.05 12.0 ±0.10
(0.138 ±0.002) (0.157 ±0.004)
4.6
(0.181)
16.3
(0.642)
Triple (12 mm)
1. The embossment hole location shall be measured from the sprocket hole controlling the location of the embossment. Dimensions of embossment location and
hole location shall be applied independent of each other.
2. The tape with or without components shall pass around R without damage (see Figure 6).
3. If S1 < 1.0 mm, there may not be enough area for cover tape to be properly applied (see EIA Standard 481 paragraph 4.3 section b).
4. B1 dimension is a reference dimension for tape feeder clearance only.
5. The cavity defined by A0, B0 and K0 shall surround the component with sufficient clearance that:
(a) the component does not protrude above the top surface of the carrier tape.
(b) the component can be removed from the cavity in a vertical direction without mechanical restriction, after the top cover tape has been removed.
(c) rotation of the component is limited to 20° maximum for 8 and 12 mm tapes and 10° maximum for 16 mm tapes (see Figure 3).
(d) lateral movement of the component is restricted to 0.5 mm maximum for 8 and 12 mm wide tape and to 1.0 mm maximum for 16 mm tape (see Figure 4).
(e) for KPS Series product, A0 and B0 are measured on a plane 0.3 mm above the bottom of the pocket.
(f) see Addendum in EIA Standard 481 for standards relating to more precise taping requirements.
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016 12
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Figure 2 – Punched (Paper) Carrier Tape Dimensions
T
P2
[10 pitches cumulative
tolerance on tape ± 0.2 mm]
E
1
Po
ØDo
0
A
F
W
2
E
0
B
Bottom Cover Tape
P
1
G
Cavity Size,
See
1
T
1
T
Top Cover Tape
Center Lines of Cavity
Note 1, Table 7
Bottom Cover Tape
User Direction of Unreeling
Table 7 – Punched (Paper) Carrier Tape Dimensions
Metricꢀwillꢀgovern
Constant Dimensions — Millimeters (Inches)
RꢀReference
Tape Size
8 mm
D0
E1
P0
P2
T1 Maximum
GꢀMinimum
Note 2
0.10
1.5ꢀ+0.10ꢀ-0.0ꢀ
(0.059ꢀ+0.004ꢀ-0.0)
1.75 ±0.10
(0.069 ±0.004)
4.0 ±0.10
(0.157 ±0.004)
2.0 ±0.05
(0.079 ±0.002)
0.75
(0.030)
25
(0.984)
(0.004)
Maximum
Variable Dimensions — Millimeters (Inches)
Tape Size
8 mm
Pitch
E2ꢀMinimum
F
P1
TꢀMaximum
WꢀMaximum
A0 B0
2.0 ±0.05
(0.079 ±0.002)
4.0 ±0.10
8.3
(0.327)
8.3
Halfꢀ(2ꢀmm)
Singleꢀ(4ꢀmm)
6.25
(0.246)
3.5 ±0.05
(0.138 ±0.002)
1.1
(0.098)
Note 1
8 mm
(0.157 ±0.004)
(0.327)
1. The cavity defined by A0, B0 and T shall surround the component with sufficient clearance that:
a) the component does not protrude beyond either surface of the carrier tape.
b) the component can be removed from the cavity in a vertical direction without mechanical restriction, after the top cover tape has been removed.
c) rotation of the component is limited to 20° maximum (see Figure 3).
d) lateral movement of the component is restricted to 0.5 mm maximum (see Figure 4).
e) see Addendum in EIA Standard 481 for standards relating to more precise taping requirements.
2. The tape with or without components shall pass around R without damage (see Figure 6).
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016 13
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Packaging Information Performance Notes
1. Cover Tape Break Force:ꢀ1.0ꢀKgꢀminimum.
2. Cover Tape Peel Strength: Theꢀtotalꢀpeelꢀstrengthꢀofꢀtheꢀcoverꢀtapeꢀfromꢀtheꢀcarrierꢀtapeꢀshallꢀbe:ꢀ
Tape Width
8 mm
Peel Strength
0.1ꢀtoꢀ1.0ꢀNewtonꢀ(10ꢀtoꢀ100ꢀgf)
0.1ꢀtoꢀ1.3ꢀNewtonꢀ(10ꢀtoꢀ130ꢀgf)
12 and 16 mm
Theꢀdirectionꢀofꢀtheꢀpullꢀshallꢀbeꢀoppositeꢀtheꢀdirectionꢀofꢀtheꢀcarrierꢀtapeꢀtravel.ꢀTheꢀpullꢀangleꢀofꢀtheꢀcarrierꢀtapeꢀshallꢀbeꢀ165°ꢀtoꢀ180°ꢀ
fromꢀtheꢀplaneꢀofꢀtheꢀcarrierꢀtape.ꢀDuringꢀpeeling,ꢀtheꢀcarrierꢀand/orꢀcoverꢀtapeꢀshallꢀbeꢀpulledꢀatꢀaꢀvelocityꢀofꢀ300ꢀ±10ꢀmm/minute.
3. Labeling:ꢀBarꢀcodeꢀlabelingꢀ(standardꢀorꢀcustom)ꢀshallꢀbeꢀonꢀtheꢀsideꢀofꢀtheꢀreelꢀoppositeꢀtheꢀsprocketꢀholes.ꢀRefer to EIA
Standards 556 and 624.
Figure 3 – Maximum Component Rotation
°
T
Maximum Component Rotation
Top View
Maximum Component Rotation
Side View
Typical Pocket Centerline
Tape
Maximum
°
°
T
s
Width (mm) Rotation (
)
8,12
16 – 200
20
10
Bo
Tape
Maximum
°
S
Width (mm) Rotation (
)
8,12
16 – 56
72 – 200
20
10
5
Typical Component Centerline
Ao
Figure 5 – Bending Radius
Figure 4 – Maximum Lateral Movement
Embossed
Carrier
Punched
Carrier
8 mm & 12 mm Tape
16 mm Tape
0.5 mm maximum
0.5 mm maximum
1.0 mm maximum
1.0 mm maximum
R
Bending
Radius
R
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016 14
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Figure 6 – Reel Dimensions
Full Radius,
See Note
W3 (Includes
flange distortion
at outer edge)
Access Hole at
Slot Location
(Ø 40 mm minimum)
W
2 (Measured at hub)
D
(See Note)
A
N
C
(Arbor hole
W
1 (Measured at hub)
diameter)
If present,
tape slot in core
for tape start:
2.5 mm minimum width x
10.0 mm minimum depth
B
(see Note)
Note: Drive spokes optional; if used, dimensions B and D shall apply.
Table 8 – Reel Dimensions
Metricꢀwillꢀgovern
Constant Dimensions — Millimeters (Inches)
Tape Size
8 mm
A
BꢀMinimum
C
DꢀMinimum
178 ±0.20
(7.008 ±0.008)
or
330 ±0.20
(13.000 ±0.008)
1.5
(0.059)
13.0ꢀ+0.5/-0.2ꢀ
(0.521ꢀ+0.02/-0.008)
20.2
(0.795)
12 mm
16 mm
Variable Dimensions — Millimeters (Inches)
Tape Size
8 mm
NꢀMinimum
W1
W2ꢀMaximum
W3
8.4ꢀ+1.5/-0.0
(0.331ꢀ+0.059/-0.0)
14.4
(0.567)
50
(1.969)
12.4ꢀ+2.0/-0.0
18.4
Shallꢀaccommodateꢀtapeꢀwidthꢀ
withoutꢀinterference
12 mm
16 mm
(0.488ꢀ+0.078/-0.0)ꢀꢀ
(0.724)
16.4ꢀ+2.0/-0.0
(0.646ꢀ+0.078/-0.0)
22.4
(0.882)
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016 15
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Figure 7 – Tape Leader & Trailer Dimensions
Embossed Carrier
Carrier Tape
Round Sprocket Holes
Punched Carrier
8 mm & 12 mm only
START
END
Top Cover Tape
Elongated Sprocket Holes
(32 mm tape and wider)
100 mm
Minimum Leader
400 mm Minimum
Trailer
160 mm Minimum
Components
Top Cover Tape
Figure 8 – Maximum Camber
Elongated sprocket holes
(32 mm & wider tapes)
Carrier Tape
Round Sprocket Holes
1 mm Maximum, either direction
Straight Edge
250 mm
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016 16
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
KEMET Corporation
World Headquarters
Europe
Asia
Southern Europe
Sasso Marconi, Italy
Tel: 39-051-939111
Northeast Asia
HongꢀKong
Tel: 852-2305-1168
2835 KEMET Way
Simpsonville, SC 29681
Skopje,ꢀMacedonia
Tel: 389-2-55-14-623
Shenzhen,ꢀChina
Tel: 86-755-2518-1306
MailingꢀAddress:
P.O. Box 5928
Greenville, SC 29606
Beijing,ꢀChina
Central Europe
Landsberg,ꢀGermanyꢀꢀ
Tel: 49-8191-3350800
Tel: 86-10-5877-1075
www.kemet.com
Tel: 864-963-6300
Fax: 864-963-6521
Shanghai,ꢀChina
Tel: 86-21-6447-0707
Kamen, Germany
Tel: 49-2307-438110
Corporate Offices
FortꢀLauderdale,ꢀFL
Tel: 954-766-2800
Seoul,ꢀSouthꢀKorea
Tel: 82-2-6294-0550
Northern Europe
Wyboston,ꢀUnitedꢀKingdomꢀ
Tel: 44-1480-273082
Taipei, Taiwan
Tel: 886-2-27528585
North America
Northeast
Wilmington,ꢀMA
Tel: 978-658-1663
Espoo, Finland
Tel: 358-9-5406-5000
Southeast Asia
Singapore
Tel: 65-6701-8033
Southeast
Lake Mary, FL
Tel: 407-855-8886
Penang,ꢀMalaysia
Tel: 60-4-6430200
Central
Novi, MI
Tel: 248-994-1030
Bangalore,ꢀIndia
Tel: 91-806-53-76817
Irving,ꢀTX
Tel: 972-915-6041
West
Milpitas, CA
Tel: 408-433-9950
Mexico
Guadalajara,ꢀJaliscoꢀ
Tel: 52-33-3123-2141
Note: KEMET reserves the right to modify minor details of internal and external construction at any time in the interest of product improvement. KEMET does not
assume any responsibility for infringement that might result from the use of KEMET Capacitors in potential circuit designs. KEMET is a registered trademark of
KEMET Electronics Corporation.
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016 17
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) – Y5V Dielectric, 6.3 – 50 VDC (Commercial Grade)
Disclaimer
Allꢀproductꢀspeci ꢀcations,ꢀstatements,ꢀinformationꢀandꢀdataꢀ(collectively,ꢀtheꢀ“Information”)ꢀinꢀthisꢀdatasheetꢀareꢀsubjectꢀtoꢀchange.ꢀTheꢀcustomerꢀisꢀresponsibleꢀforꢀcheckingꢀandꢀ
verifyingꢀtheꢀextentꢀtoꢀwhichꢀtheꢀInformationꢀcontainedꢀinꢀthisꢀpublicationꢀisꢀapplicableꢀtoꢀanꢀorderꢀatꢀtheꢀtimeꢀtheꢀorderꢀisꢀplaced.
AllꢀInformationꢀgivenꢀhereinꢀisꢀbelievedꢀtoꢀbeꢀaccurateꢀandꢀreliable,ꢀbutꢀitꢀisꢀpresentedꢀwithoutꢀguarantee,ꢀwarranty,ꢀorꢀresponsibilityꢀofꢀanyꢀkind,ꢀexpressedꢀorꢀimplied.
StatementsꢀofꢀsuitabilityꢀforꢀcertainꢀapplicationsꢀareꢀbasedꢀonꢀKEMETꢀElectronicsꢀCorporation’sꢀ(“KEMET”)ꢀknowledgeꢀofꢀtypicalꢀoperatingꢀconditionsꢀforꢀsuchꢀapplications,ꢀbutꢀareꢀ
notꢀintendedꢀtoꢀconstituteꢀ–ꢀandꢀKEMETꢀspeci ꢀcallyꢀdisclaimsꢀ–ꢀanyꢀwarrantyꢀconcerningꢀsuitabilityꢀforꢀaꢀspeci ꢀcꢀcustomerꢀapplicationꢀorꢀuse.ꢀTheꢀInformationꢀisꢀintendedꢀforꢀuseꢀonlyꢀ
byꢀcustomersꢀwhoꢀhaveꢀtheꢀrequisiteꢀexperienceꢀandꢀcapabilityꢀtoꢀdetermineꢀtheꢀcorrectꢀproductsꢀforꢀtheirꢀapplication.ꢀAnyꢀtechnicalꢀadviceꢀinferredꢀfromꢀthisꢀInformationꢀorꢀotherwiseꢀ
providedꢀbyꢀKEMETꢀwithꢀreferenceꢀtoꢀtheꢀuseꢀofꢀKEMET’sꢀproductsꢀisꢀgivenꢀgratis,ꢀandꢀKEMETꢀassumesꢀnoꢀobligationꢀorꢀliabilityꢀforꢀtheꢀadviceꢀgivenꢀorꢀresultsꢀobtained.
AlthoughꢀKEMETꢀdesignsꢀandꢀmanufacturesꢀitsꢀproductsꢀtoꢀtheꢀmostꢀstringentꢀqualityꢀandꢀsafetyꢀstandards,ꢀgivenꢀtheꢀcurrentꢀstateꢀofꢀtheꢀart,ꢀisolatedꢀcomponentꢀfailuresꢀmayꢀstillꢀ
occur.ꢀAccordingly,ꢀcustomerꢀapplicationsꢀwhichꢀrequireꢀaꢀhighꢀdegreeꢀofꢀreliabilityꢀorꢀsafetyꢀshouldꢀemployꢀsuitableꢀdesignsꢀorꢀotherꢀsafeguardsꢀ(suchꢀasꢀinstallationꢀofꢀprotectiveꢀ
circuitryꢀorꢀredundancies)ꢀinꢀorderꢀtoꢀensureꢀthatꢀtheꢀfailureꢀofꢀanꢀelectricalꢀcomponentꢀdoesꢀnotꢀresultꢀinꢀaꢀriskꢀofꢀpersonalꢀinjuryꢀorꢀpropertyꢀdamage.
Althoughꢀallꢀproduct–relatedꢀwarnings,ꢀcautionsꢀandꢀnotesꢀmustꢀbeꢀobserved,ꢀtheꢀcustomerꢀshouldꢀnotꢀassumeꢀthatꢀallꢀsafetyꢀmeasuresꢀareꢀindictedꢀorꢀthatꢀotherꢀmeasuresꢀmayꢀnotꢀ
beꢀrequired.
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
C1005_Y5V_SMD • 2/29/2016 18
相关型号:
C0603C229B5GACTU
SMD Comm C0G, Ceramic, 2.2 pF, /-0.1 pF, 50 V, C0G, SMD, MLCC, Ultra-Stable, Low Loss, Class I, 0603
KEMET
C0603C229C1GAC7867
Ceramic Capacitor, Multilayer, Ceramic, 100V, 11.3636% +Tol, 11.3636% -Tol, C0G, -/+30ppm/Cel TC, 0.0000022uF, 0603
KEMET
C0603C229C1GACTU
Ceramic, Commercial-(CxxxxC), 2.2 pF, /-0.25 pF, 100 V, 0603, C0G, SMD, MLCC, Ultra-Stable, Low Loss, Class I
KEMET
C0603C229C4GAC
Ceramic Capacitor, Multilayer, Ceramic, 16V, 11.36% +Tol, 11.36% -Tol, C0G, 30ppm/Cel TC, 0.0000022uF, Surface Mount, 0603, CHIP
KEMET
C0603C229C5GACAUTO
SMD Auto C0G, Ceramic, 2.2 pF, /-0.25 pF, 50 VDC, C0G, SMD, MLCC, Ultra-Stable, Low Loss, Automotive Grade, 0603
KEMET
©2020 ICPDF网 联系我们和版权申明