LY61L1024E [LYONTEK]

128K X 8 BIT HIGH SPEED CMOS SRAM; 128K ×8位高速CMOS SRAM
LY61L1024E
型号: LY61L1024E
厂家: Lyontek Inc.    Lyontek Inc.
描述:

128K X 8 BIT HIGH SPEED CMOS SRAM
128K ×8位高速CMOS SRAM

静态存储器
文件: 总14页 (文件大小:211K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
®
LY61L1024  
128K X 8 BIT HIGH SPEED CMOS SRAM  
Rev. 2.2  
REVISION HISTORY  
Revision  
Rev. 1.0  
Rev. 1.1  
Rev. 2.0  
Rev. 2.1  
Description  
Initial Issue  
Delete Icc1 Spec.  
Adding -10ns Spec.  
Revised VTERM to VT1 and VT2  
Issue Date  
Jul.25.2004  
Sep.21.2004  
Aug.30.2005  
Feb.2.2009  
Revised Test Condition of ISB1/IDR  
Added LL Spec.  
Rev.2.2  
Revised Test Condition of ICC/ISB  
Feb.2.2009  
Apr.17.2009  
FEATURES ORDERING INFORMATION  
Revised  
&
Lead free and green package available to Green package  
available  
ABSOLUTE MAXIMUN RATINGS  
Deleted TSOLDER in  
ORDERING INFORMATION  
Added packing type in  
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
0
®
LY61L1024  
128K X 8 BIT HIGH SPEED CMOS SRAM  
Rev. 2.2  
FEATURES  
GENERAL DESCRIPTION  
The LY61L1024 is a 1,048,576-bit low power CMOS  
static random access memory organized as 131,072  
words by 8 bits. It is fabricated using very high  
performance, high reliability CMOS technology. Its  
standby current is stable within the range of  
operating temperature.  
„ Fast access time : 10/12/15ns  
„ Low power consumption:  
Operating current : 75/70/65mA (TYP.)  
Standby current : 0.6mA (TYP.)  
1μA (TYP.) LL -version  
„ Single 3.3V power supply  
„ All inputs and outputs TTL compatible  
„ Fully static operation  
The LY61L1024 is well designed for very high speed  
system applications, and particularly well suited for  
battery back-up nonvolatile memory application.  
„ Tri-state output  
„ Data retention voltage : 2.0V (MIN.)  
„ Green package available  
„ Package : 32-pin 300 mil SOJ  
32-pin 8mm x 20mm TSOP-I  
32-pin 8mm x 13.4mm STSOP  
The LY61L1024 operates from a single power  
supply of 3.3V and all inputs and outputs are fully  
TTL compatible  
PRODUCT FAMILY  
Product  
Family  
Operating  
Temperature  
0 ~ 70  
0 ~ 70℃  
Power Dissipation  
Speed  
Vcc Range  
Standby(ISB1,TYP.)  
0.6mA  
0.6mA  
0.6mA  
0.6mA  
1µA  
Operating(Icc,TYP.)  
75mA  
LY61L1024  
3.15 ~ 3.6V  
3.0 ~ 3.6V  
3.15 ~ 3.6V  
3.0 ~ 3.6V  
3.15 ~ 3.6V  
3.0 ~ 3.6V  
3.15 ~ 3.6V  
3.0 ~ 3.6V  
10ns  
12/15ns  
10ns  
LY61L1024  
70/65mA  
75mA  
-20 ~ 80℃  
-20 ~ 80℃  
0 ~ 70℃  
LY61L1024(E)  
LY61L1024(E)  
LY61L1024(LL)  
LY61L1024(LL)  
LY61L1024(LLE)  
LY61L1024(LLE)  
12/15ns  
10ns  
70/65mA  
75mA  
0 ~ 70℃  
12/15ns  
10ns  
1µA  
70/65mA  
75mA  
-20 ~ 80℃  
-20 ~ 80℃  
1µA  
12/15ns  
1µA  
70/65mA  
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
1
®
LY61L1024  
128K X 8 BIT HIGH SPEED CMOS SRAM  
Rev. 2.2  
FUNCTIONAL BLOCK DIAGRAM  
PIN DESCRIPTION  
SYMBOL  
DESCRIPTION  
A0 - A16  
Address Inputs  
Vcc  
Vss  
DQ0 – DQ7 Data Inputs/Outputs  
CE#, CE2  
WE#  
OE#  
Chip Enable Inputs  
Write Enable Input  
Output Enable Input  
Power Supply  
128Kx8  
MEMORY ARRAY  
A0-A16  
DECODER  
VCC  
VSS  
Ground  
NC  
No Connection  
I/O DATA  
CIRCUIT  
DQ0-DQ7  
COLUMN I/O  
CE#  
CE2  
WE#  
OE#  
CONTROL  
CIRCUIT  
PIN CONFIGURATION  
NC  
A16  
A14  
A12  
A7  
1
2
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
Vcc  
A15  
CE2  
WE#  
3
4
A11  
A9  
A8  
A13  
WE#  
CE2  
A15  
Vcc  
NC  
1
2
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
OE#  
A10  
CE#  
DQ7  
DQ6  
DQ5  
DQ4  
DQ3  
Vss  
DQ2  
DQ1  
DQ0  
A0  
5
A13  
A8  
3
4
A6  
6
5
A5  
7
A9  
6
7
8
A4  
A11  
OE#  
A10  
CE#  
DQ7  
DQ6  
DQ5  
DQ4  
DQ3  
8
LY61L1024  
9
A3  
9
A16  
A14  
A12  
A7  
10  
11  
12  
13  
14  
15  
16  
A2  
10  
11  
12  
13  
14  
15  
16  
A1  
A6  
A1  
A0  
A5  
A2  
A3  
A4  
DQ0  
DQ1  
DQ2  
Vss  
TSOP-I/STSOP  
SOJ  
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
2
®
LY61L1024  
128K X 8 BIT HIGH SPEED CMOS SRAM  
Rev. 2.2  
ABSOLUTE MAXIMUN RATINGS*  
PARAMETER  
SYMBOL  
VT1  
RATING  
-0.5 to 4.6  
-0.5 to VCC+0.5  
0 to 70(C grade)  
-20 to 80(E grade)  
-65 to 150  
1
UNIT  
V
Voltage on VCC relative to VSS  
Voltage on any other pin relative to VSS  
VT2  
V
Operating Temperature  
TA  
Storage Temperature  
Power Dissipation  
DC Output Current  
TSTG  
PD  
W
IOUT  
50  
mA  
*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress  
rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this  
specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.  
TRUTH TABLE  
CE#  
H
CE2  
X
OE#  
X
WE#  
X
SUPPLY CURRENT  
MODE  
I/O OPERATION  
High-Z  
ISB,ISB1  
ISB,ISB1  
ICC  
Standby  
High-Z  
X
L
X
X
Output Disable  
Read  
High-Z  
L
H
H
H
DOUT  
ICC  
L
H
L
H
Write  
DIN  
ICC  
L
H
X
L
Note: H = VIH, L = VIL, X = Don't care.  
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
3
®
LY61L1024  
128K X 8 BIT HIGH SPEED CMOS SRAM  
Rev. 2.2  
DC ELECTRICAL CHARACTERISTICS  
SYMBOL  
TEST CONDITION  
MIN.  
3.0  
2.0  
- 0.5  
- 1  
TYP. *4 MAX.  
UNIT  
PARAMETER  
Supply Voltage  
VCC  
3.3  
3.6  
VCC+0.5  
0.6  
V
V
V
*1  
Input High Voltage  
Input Low Voltage  
Input Leakage Current  
Output Leakage  
Current  
VIH  
VIL  
-
-
-
*2  
ILI  
V
V
CC VIN VSS  
CC VOUT VSS,  
Output Disabled  
1
A
µ
ILO  
- 1  
-
1
A
µ
Output High Voltage  
Output Low Voltage  
VOH IOH = -4mA  
VOL IOL = 8mA  
Cycle time = Min.  
CE# = VIL and CE2 = VIH,  
I/O = 0mA  
2.2  
-
-
-
-
V
V
0.4  
75  
70  
65  
120  
100  
90  
-10  
-12  
-15  
-
-
-
mA  
Average Operating  
Power supply Current  
ICC  
mA  
mA  
I
Others at VIL or VIH  
CE# = VIH or CE2 = VIL  
Others at VIL or VIH  
CE# VCC-0.2V  
ISB  
-
-
3
20  
3
mA  
mA  
Normal  
LL  
0.6  
Standby Power  
Supply Current  
or CE2 0.2V  
ISB1  
CE# VCC-0.2V  
-
1
30  
A
µ
or CE2 0.2V  
Others at 0.2V or VCC-0.2V  
Notes:  
1. VIH(max) = VCC + 3.0V for pulse width less than 10ns.  
2. VIL(min) = VSS - 3.0V for pulse width less than 10ns.  
3. Over/Undershoot specifications are characterized, not 100% tested.  
4. Typical values are included for reference only and are not guaranteed or tested.  
Typical valued are measured at VCC = VCC(TYP.) and TA = 25  
CAPACITANCE (TA = 25, f = 1.0MHz)  
PARAMETER  
Input Capacitance  
Input/Output Capacitance  
SYMBOL  
CIN  
MIN.  
-
-
MAX  
6
8
UNIT  
pF  
pF  
CI/O  
Note : These parameters are guaranteed by device characterization, but not production tested.  
AC TEST CONDITIONS  
Input Pulse Levels  
0.2V to VCC - 0.2V  
Input Rise and Fall Times  
Input and Output Timing Reference Levels  
Output Load  
3ns  
1.5V  
CL = 30pF + 1TTL, IOH/IOL = -4mA/8mA  
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
4
®
LY61L1024  
128K X 8 BIT HIGH SPEED CMOS SRAM  
Rev. 2.2  
AC ELECTRICAL CHARACTERISTICS  
(1) READ CYCLE  
PARAMETER  
SYM.  
tRC  
UNIT  
LY61L1024-10 LY61L1024-12 LY61L1024-15  
MIN.  
MAX.  
MIN.  
MAX.  
MIN.  
MAX.  
Read Cycle Time  
Address Access Time  
Chip Enable Access Time  
Output Enable Access Time  
Chip Enable to Output in Low-Z  
Output Enable to Output in Low-Z  
Chip Disable to Output in High-Z  
Output Disable to Output in High-Z  
Output Hold from Address Change  
10  
-
-
-
10  
10  
5
12  
-
-
-
12  
12  
6
15  
-
-
-
15  
15  
7
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tAA  
tACE  
tOE  
tCLZ  
tOLZ  
tCHZ  
tOHZ  
tOH  
-
-
-
*
*
*
*
2
0
-
-
-
5
3
0
-
-
-
6
4
0
-
-
-
7
-
5
-
6
-
7
3
-
3
-
3
-
(2) WRITE CYCLE  
PARAMETER  
SYM.  
tWC  
tAW  
tCW  
tAS  
UNIT  
LY61L1024-10 LY61L1024-12 LY61L1024-15  
MIN.  
10  
8
MAX.  
MIN.  
12  
10  
10  
0
MAX.  
MIN.  
15  
12  
12  
0
MAX.  
Write Cycle Time  
-
-
-
-
-
-
-
-
-
6
-
-
-
-
-
-
-
-
-
7
-
-
-
-
-
-
-
-
-
8
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Address Valid to End of Write  
Chip Enable to End of Write  
Address Set-up Time  
Write Pulse Width  
Write Recovery Time  
Data to Write Time Overlap  
Data Hold from End of Write Time  
Output Active from End of Write  
Write to Output in High-Z  
8
0
tWP  
tWR  
tDW  
tDH  
tOW  
8
0
9
0
10  
0
6
7
8
0
0
0
*
2
3
4
tWHZ  
*
-
-
-
*These parameters are guaranteed by device characterization, but not production tested.  
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
5
®
LY61L1024  
128K X 8 BIT HIGH SPEED CMOS SRAM  
Rev. 2.2  
TIMING WAVEFORMS  
READ CYCLE 1 (Address Controlled) (1,2)  
tRC  
Address  
Dout  
tAA  
tOH  
Previous Data Valid  
Data Valid  
READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)  
tRC  
Address  
tAA  
CE#  
tACE  
CE2  
OE#  
tOE  
tOLZ  
tOH  
tOHZ  
tCHZ  
tCLZ  
High-Z  
High-Z  
Dout  
Data Valid  
Notes :  
1.WE# is high for read cycle.  
2.Device is continuously selected OE# = low, CE# = low., CE2 = high.  
3.Address must be valid prior to or coincident with CE# = low, CE2 = high; otherwise tAA is the limiting parameter.  
4.tCLZ, tOLZ, tCHZ and tOHZ are specified with CL = 5pF. Transition is measured ±500mV from steady state.  
5.At any given temperature and voltage condition, tCHZ is less than tCLZ , tOHZ is less than tOLZ.  
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
6
®
LY61L1024  
128K X 8 BIT HIGH SPEED CMOS SRAM  
Rev. 2.2  
WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)  
tWC  
Address  
tAW  
CE#  
tCW  
CE2  
WE#  
Dout  
Din  
tAS  
tWP  
tWR  
tWHZ  
TOW  
High-Z  
(4)  
(4)  
tDW  
tDH  
Data Valid  
WRITE CYCLE 2 (CE# and CE2 Controlled) (1,2,5,6)  
tWC  
Address  
tAW  
CE#  
CE2  
tAS  
tWR  
tCW  
tWP  
WE#  
Dout  
Din  
tWHZ  
High-Z  
(4)  
tDW  
tDH  
Data Valid  
Notes :  
1.WE#, CE# must be high or CE2 must be low during all address transitions.  
2.A write occurs during the overlap of a low CE#, high CE2, low WE#.  
3.During a WE#controlled write cycle with OE# low, tWP must be greater than tWHZ + tDW to allow the drivers to turn off and data to be  
placed on the bus.  
4.During this period, I/O pins are in the output state, and input signals must not be applied.  
5.If the CE#low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high  
impedance state.  
6.tOW and tWHZ are specified with CL = 5pF. Transition is measured ±500mV from steady state.  
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
7
®
LY61L1024  
128K X 8 BIT HIGH SPEED CMOS SRAM  
Rev. 2.2  
DATA RETENTION CHARACTERISTICS  
PARAMETER  
SYMBOL  
TEST CONDITION  
CE# VCC - 0.2V  
or CE2 0.2V  
MIN.  
TYP. MAX. UNIT  
VCC for Data Retention  
VDR  
2.0  
-
3.6  
V
VCC = 2.0V  
CE# VCC - 0.2V  
or CE2 0.2V  
VCC = 2.0V  
CE# VCC - 0.2V  
or CE2 0.2V  
Normal  
LL  
-
0.006  
2
mA  
Data Retention Current  
IDR  
-
0.5  
30  
A
µ
others at 0.2V or VCC-0.2V  
See Data Retention  
Waveforms (below)  
Chip Disable to Data  
Retention Time  
Recovery Time  
tCDR  
tR  
0
-
-
-
-
ns  
ns  
tRC  
*
tRC = Read Cycle Time  
*
DATA RETENTION WAVEFORM  
Low Vcc Data Retention Waveform (1) (CE# controlled)  
VDR 2.0V  
Vcc(min.)  
Vcc  
Vcc(min.)  
tCDR  
tR  
VIH  
CE# Vcc-0.2V  
VIH  
CE#  
Low Vcc Data Retention Waveform (2) (CE2 controlled)  
VDR 2.0V  
Vcc(min.)  
Vcc  
Vcc(min.)  
tCDR  
tR  
CE2 0.2V  
CE2  
VIL  
VIL  
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
8
®
LY61L1024  
128K X 8 BIT HIGH SPEED CMOS SRAM  
Rev. 2.2  
PACKAGE OUTLINE DIMENSION  
32 pin 300mil SOJ Package Outline Dimension  
UNIT  
INCH(BASE)  
0.148 (MAX)  
0.026 (MIN)  
MM(REF)  
SYMBOL  
A
A1  
A2  
B
D
E
3.759 (MAX)  
0.660 (MIN)  
±
±
0.100 0.005  
2.540 0.127  
0.018 (TYP)  
0.830 (MAX)  
0.335 (TYP)  
0.457 (TYP)  
21.082 (MAX)  
8.509 (TYP)  
±
±
E1  
e
0.300 0.005  
7.620 0.127  
0.050 (TYP)  
1.270 (TYP)  
±
±
L
0.086 0.010  
2.184 0.254  
y
0.003 (MAX)  
0.076 (MAX)  
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
9
®
LY61L1024  
128K X 8 BIT HIGH SPEED CMOS SRAM  
Rev. 2.2  
32 pin 8mm x 20mm TSOP-I Package Outline Dimension  
UNIT  
INCH(BASE)  
MM(REF)  
SYM.  
A
0.047 (MAX)  
1.20 (MAX)  
A1  
A2  
±
±
0.004 0.002 0.10 0.05  
±
±
0.039 0.002 1.00 0.05  
0.008 + 0.002 0.20 + 0.05  
b
- 0.001  
0.005 (TYP)  
-0.03  
0.127 (TYP)  
c
D
±
±
0.724 0.004 18.40 0.10  
E
±
±
0.315 0.004 8.00 0.10  
e
0.020 (TYP) 0.50 (TYP)  
HD  
L
±
±
0.787 0.008 20.00 0.20  
±
±
0.0197 0.004 0.50 0.10  
L1  
y
Θ
±
±
0.0315 0.004 0.08 0.10  
0.003 (MAX) 0.076 (MAX)  
o
o
o
o
5
0
5
0
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
10  
®
LY61L1024  
128K X 8 BIT HIGH SPEED CMOS SRAM  
Rev. 2.2  
32 pin 8mm x 13.4mm STSOP Package Outline Dimension  
HD  
c
L
12° (2x)  
12° (2x)  
32  
1
17  
16  
"A"  
y
Seating Plane  
D
12° (2X)  
16  
17  
GAUGE PLANE  
0
SEATING PLANE  
L
12° (2X)  
L1  
"A" DATAIL VIEW  
1
32  
UNIT  
INCH(BASE)  
0.049 (MAX)  
MM(REF)  
1.25 (MAX)  
SYM.  
A
A1  
A2  
b
±
±
0.005 0.002 0.130 0.05  
±
±
0.039 0.002 1.00 0.05  
±
±
0.008 0.01  
0.20 0.025  
c
0.005 (TYP)  
0.127 (TYP)  
D
±
±
0.465 0.004 11.80 0.10  
E
±
±
0.315 0.004 8.00 0.10  
e
0.020 (TYP) 0.50 (TYP)  
HD  
L
±
±
13.40 0.20.  
0.528 0.008  
±
±
0.0197 0.004 0.50 0.10  
L1  
y
Θ
±
±
0.0315 0.004 0.8 0.10  
0.003 (MAX) 0.076 (MAX)  
o
o
o
o
5
0
5
0
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
11  
®
LY61L1024  
128K X 8 BIT HIGH SPEED CMOS SRAM  
Rev. 2.2  
ORDERING INFORMATION  
LY61L1024 U V - WW XX Y Z  
Z : Packing Type  
Blank : Tube or Tray  
T : Tape Reel  
Y : Temperature Range  
Blank : (Commercial) 0°C ~ 70°C  
E : (Extended) -20°C ~ +80°C  
I : (Industrial) -40°C ~ +85°C  
XX : Power Type  
LL : Ultra Low Power  
WW : Access Time(Speed)  
V : Lead Information  
L : Green Package  
U : Package Type  
J : 32-pin 300 mil SOJ  
L : 32-pin 8 mm x 20 mm TSOP-I  
R :32-pin 8 mm x 13.4 mm STSOP  
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
12  
®
LY61L1024  
128K X 8 BIT HIGH SPEED CMOS SRAM  
Rev. 2.2  
THIS PAGE IS LEFT BLANK INTENTIONALLY.  
Lyontek Inc. reserves the rights to change the specifications and products without notice.  
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.  
TEL: 886-3-6668838  
FAX: 886-3-6668836  
13  

相关型号:

LY61L1024GL-10

128K X 8 BIT HIGH SPEED CMOS SRAM
LYONTEK

LY61L1024GL-10I

128K X 8 BIT HIGH SPEED CMOS SRAM
LYONTEK

LY61L1024GL-10IT

128K X 8 BIT HIGH SPEED CMOS SRAM
LYONTEK

LY61L1024GL-10T

128K X 8 BIT HIGH SPEED CMOS SRAM
LYONTEK

LY61L1024GL-12

128K X 8 BIT HIGH SPEED CMOS SRAM
LYONTEK

LY61L1024GL-12I

128K X 8 BIT HIGH SPEED CMOS SRAM
LYONTEK

LY61L1024GL-12IT

128K X 8 BIT HIGH SPEED CMOS SRAM
LYONTEK

LY61L1024GL-12T

128K X 8 BIT HIGH SPEED CMOS SRAM
LYONTEK

LY61L1024GL-15

128K X 8 BIT HIGH SPEED CMOS SRAM
LYONTEK

LY61L1024GL-15I

128K X 8 BIT HIGH SPEED CMOS SRAM
LYONTEK

LY61L1024GL-15IT

128K X 8 BIT HIGH SPEED CMOS SRAM
LYONTEK

LY61L1024GL-15T

128K X 8 BIT HIGH SPEED CMOS SRAM
LYONTEK