5962-01-396-5612 [Linear]

5962-01-396-5612;
5962-01-396-5612
型号: 5962-01-396-5612
厂家: Linear    Linear
描述:

5962-01-396-5612

放大器
文件: 总16页 (文件大小:240K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
LT1057/LT1058  
Dual and Quad, JFET Input  
Precision High Speed Op Amps  
U
FEATURES  
DESCRIPTIO  
The LT®1057 is a matched JFET input dual op amp in the  
industry standard 8-pin configuration, featuring a  
combination of outstanding high speed and precision  
specifications. It replaces all the popular bipolar and JFET  
inputdualopamps.Inparticular,theLT1057upgradesthe  
performance of systems using the LF412A and OP-215  
JFET input duals.  
14V/µs Slew Rate: 10V/µs Min  
5MHz Gain-Bandwidth Product  
Fast Settling Time: 1.3µs to 0.02%  
150µV Offset Voltage (LT1057): 450µV Max  
180µV Offset Voltage (LT1058): 600µV Max  
2µV/°C VOS Drift: 7µV/°C Max  
50pA Bias Current at 70°C  
Low Voltage Noise:  
The LT1058 is the lowest offset quad JFET input  
operationalamplifierinthestandard14-pinconfiguration.  
It offers significant accuracy improvement over presently  
available JFET input quad operational amplifiers. The  
LT1058 can replace four single precision JFET input op  
amps, while saving board space, power dissipation and  
cost.  
13nV/Hz at 1kHz  
26nV/Hz at 10Hz  
U
APPLICATIO S  
Precision, High Speed Instrumentation  
Fast, Precision Sample-and-Hold  
Both the LT1057 and LT1058 are available in the plastic  
PDIP package and the surface mount SO package.  
Logarithmic Amplifiers  
D/A Output Amplifiers  
Photodiode Amplifiers  
, LTC and LT are registered trademarks of Linear Technology Corporation.  
Voltage-to-Frequency Converters  
Frequency-to-Voltage Converters  
U
TYPICAL APPLICATIO  
Current Output, High Speed, High Input Impedance  
Distribution of Offset Voltage  
(All Packages, LT1057 and LT1058)  
Instrumentation Amplifier  
25  
LT1057: 610 OP AMPS  
LT1058: 520 OP AMPS  
1130 OP AMPS  
V
T
= ±15V  
= 25°C  
S
3
A
+
V2  
20  
15  
7.5k  
1
1/4  
LT1058  
TESTED  
2(V1 – V2)  
I
=
2
OUT  
R
X
4.7k  
7.5k  
6
5
R
X
1/4  
LT1058  
7
10  
5
I
9.1k  
OUT  
+
10  
+
500*  
8
1/4  
LT1058  
9
13  
12  
4.7k  
7.5k  
0
–1.0  
–0.6  
–0.2  
0
0.2  
0.6  
1.0  
6.8k  
14  
1/4  
LT1058  
INPUT OFFSET VOLTAGE (mV)  
1k**  
LT1057/1058 • TA02  
+
V1  
*GAIN ADJUST  
**COMMON MODE REJECTION ADJUST  
BANDWIDTH 2MHz  
LT1057/1058 • TA01  
10578fa  
1
LT1057/LT1058  
W W  
U W  
ABSOLUTE AXI U RATI GS  
(Note 1)  
Supply Voltage ......................................................±20V  
Differential Input Voltage .......................................±40V  
Input Voltage .........................................................±20V  
Output Short-Circuit Duration.......................... Indefinite  
Storage Temperature Range ................. – 65°C to 150°C  
Lead Temperature (Soldering, 10 sec).................. 300°C  
Operating Temperature Range  
LT1057AM/LT1057M/  
LT1058AM/LT1058M (OBSOLETE)...– 55°C to 125°C  
LT1057AC/LT1057C/LT1057S  
LT1058AC/LT1058C/LT1058S ................ 0°C to 70°C  
LT1057I ...................................... –40°C TA 85°C  
U W  
U
PACKAGE/ORDER I FOR ATIO  
TOP VIEW  
TOP VIEW  
TOP VIEW  
ORDER PART  
+IN A  
1
2
3
4
–IN A  
8
7
6
5
NUMBER  
NC  
NC  
1
2
3
4
5
6
7
8
16 NC  
15 NC  
OUT A  
IN A  
+IN A  
1
2
3
4
5
6
7
8
16 OUT D  
15 IN D  
V
OUT A  
+
A
D
C
LT1057S8  
LT1057IS8  
+
+
+
OUT A  
IN A  
+IN A  
14  
V
14  
13  
12  
11  
10  
9
+IN B  
–IN B  
V
+IN D  
+
13  
OUT B  
V
V
OUT B  
+
A
+
+
12  
11  
10  
9
IN B  
+IN B  
NC  
+IN B  
IN B  
OUT B  
NC  
+IN C  
–IN C  
OUT C  
NC  
+
S8 PART MARKING  
B
S8 PACKAGE  
8-LEAD PLASTIC SO  
= 150°C, θ = 200°C/W  
B
V
T
1057  
1057I  
JMAX  
JA  
NC  
NC  
Please note that the LT1057S8/LT1057IS8 standard surface mount pin-  
out differs from that of the LT1057 standard CERDIP/PDIP packages.  
NC  
TOP VIEW  
SW PACKAGE  
16-LEAD PLASTIC (WIDE) SO  
SW PACKAGE  
16-LEAD PLASTIC (WIDE) SO  
ORDER PART  
NUMBER  
+
V
8
T
= 150°C, θ = 90°C/W  
JA  
T
=150°C, θ =90°C/W  
JMAX JA  
JMAX  
OUTPUT B  
7
OUTPUT A  
–IN A  
+IN A  
1
3
A
B
LT1057AMH  
LT1057MH  
LT1057ACH  
LT1057CH  
2
6
–IN B  
+
+
ORDER PART  
NUMBER  
ORDER PART  
NUMBER  
5
+IN B  
4
V
(CASE)  
LT1057SW  
LT1057ISW  
LT1058SW  
LT1058ISW  
H PACKAGE 8-LEAD METAL CAN  
OBSOLETE PACKAGE  
Consider the N8 or S8 Package for Alternate Source  
TOP VIEW  
1
ORDER PART  
ORDER PART  
NUMBER  
OUTPUT D  
–IN D  
14  
13  
12  
11  
10  
9
OUTPUT A  
–IN A  
TOP VIEW  
NUMBER  
2
3
4
5
6
7
+
+
V
OUTPUT  
–IN A  
1
8
7
6
5
A
D
LT1058ACN  
LT1058CN  
LT1057ACN8  
LT1057CN8  
+
+IN D  
+IN A  
2
3
4
OUTPUT B  
– IN B  
+
A
+
V
V
+IN A  
+
+
+
B
+IN C  
+IN B  
–IN B  
B
C
V
+ IN B  
LT1058AMJ  
LT1058MJ  
LT1058ACJ  
LT1058CJ  
LT1057ACJ8  
LT1057CJ8  
LT1057AMJ8  
LT1057MJ8  
–IN C  
N8 PACKAGE  
8-LEAD PDIP  
= 100°C, θ = 130°C/W  
JA  
OUTPUT C  
8
OUTPUT B  
N14 PACKAGE  
14-LEAD PDIP  
T
JMAX  
T
= 110°C, θ = 130°C/W  
JA  
JMAX  
OBSOLETE PACKAGES  
J14 PACKAGE 14-LEAD CERDIP  
= 150°C, θ = 100°C/W  
J8 PACKAGE 8-LEAD CERDIP  
Consider the N8, S8 or N14 Package for Alternate Source  
T
= 150°C, θ = 100°C/W  
T
JMAX  
JA  
JMAX  
JA  
Consult LTC Marketing for parts specified with wider operating temperature ranges.  
10578fa  
2
LT1057/LT1058  
ELECTRICAL CHARACTERISTICS  
VS = ±15V, TA = 25°C, VCM = 0V unless otherwise noted. (Note 2)  
LT1057AM/LT1058AM  
LT1057AC/LT1058AC  
LT1057M/LT1058M  
LT1057C/LT1058C  
SYMBOL PARAMETER  
CONDITIONS  
MIN  
TYP  
MAX  
MIN  
TYP  
MAX UNITS  
V
Input Offset Voltage  
LT1057  
LT1057 (S8 Package)  
LT1058  
150  
450  
200  
220  
250  
800  
1200  
1000  
µV  
µV  
µV  
OS  
180  
3
600  
40  
l
l
Input Offset Current  
Input Bias Current  
Input Resistance  
Fully Warmed Up  
Fully Warmed Up  
Differential  
Common Mode V = – 11V to 8V  
Common Mode V = 8V to 11V  
4
50  
pA  
pA  
OS  
±5  
±50  
±7  
±75  
B
12  
12  
10  
10  
12  
12  
10  
10  
CM  
11  
11  
10  
10  
CM  
Input Capacitance  
Input Noise Voltage  
4
4
pF  
e
e
0.1Hz to 10Hz,  
f = 10Hz  
LT1057  
LT1058  
2.0  
2.4  
2.1  
2.5  
µV  
µV  
n
n
P-P  
P-P  
Input Noise Voltage Density  
26  
13  
28  
14  
nV/Hz  
nV/Hz  
O
f = 1kHz (Note 3)  
O
22  
4
24  
6
i
Input Noise Current Density  
Large-Signal Voltage Gain  
f = 10Hz, 1kHz (Note 4)  
O
1.5  
1.8  
fA/Hz  
n
A
V = ±10V, R = 2k  
150  
120  
350  
250  
100  
80  
300  
220  
V/mV  
V/mV  
VOL  
O
L
V = ±10V, R = 1k  
O
L
Input Voltage Range  
±10.5  
14.3  
– 11.5  
±10.5  
14.3  
– 11.5  
V
V
CMRR  
PSRR  
Common Mode Rejection Ratio  
LT1057  
LT1058  
86  
84  
100  
98  
82  
80  
98  
96  
dB  
dB  
Power Supply Rejection Ratio  
Output Voltage Swing  
Slew Rate  
V = ±10V to ±18V  
88  
±12  
10  
103  
±13  
14  
86  
±12  
8
102  
±13  
13  
dB  
V
S
V
R = 2k  
L
OUT  
SR  
V/µs  
MHz  
mA  
dB  
GBW  
Gain-Bandwidth Product  
Supply Current Per Amplifier  
Channel Separation  
f = 1MHz (Note 6)  
3.5  
5
3
5
I
1.6  
132  
2.5  
1.7  
130  
2.8  
S
DC to 5kHz, V = ±10V  
IN  
(LT1057/LT1058 SW Package Only), VS = ±15V, TA = 25°C, VCM = 0V unless otherwise noted.  
SYMBOL  
PARAMETER  
CONDITIONS  
MIN  
TYP  
MAX  
UNITS  
V
Input Offset Voltage  
LT1057  
LT1058  
0.3  
0.35  
2
2.5  
mV  
OS  
l
l
Input Offset Current  
Fully Warmed Up  
Fully Warmed Up  
5
50  
pA  
pA  
OS  
Input Bias Current  
±10  
±100  
B
Input Resistance –Differential  
0.4  
0.4  
0.05  
TΩ  
–Common-Mode  
V
V
= – 11V to 8V  
= 8V to 11V  
CM  
CM  
Input Capacitance  
Input Noise Voltage  
4
pF  
e
e
0.1Hz to 10Hz  
f = 10Hz  
LT1057  
LT1058  
2.1  
2.5  
26  
13  
µV  
P-P  
n
n
Input Noise Voltage Density  
nV/Hz  
O
f = 1kHz  
O
10578fa  
3
LT1057/LT1058  
ELECTRICAL CHARACTERISTICS  
(LT1057/LT1058 SW Package Only), VS = ±15V, TA = 25°C, VCM = 0V unless otherwise noted.  
SYMBOL  
PARAMETER  
CONDITIONS  
f = 10Hz, 1kHz  
MIN  
TYP  
MAX  
UNITS  
fA/Hz  
V/mV  
i
Input Noise Current Density  
Large-Signal Voltage Gain  
1.8  
n
O
A
V = ±10V  
O
R = 2k  
R = 1k  
L
100  
50  
300  
220  
VOL  
L
Input Voltage Range  
±10.5  
14.3  
– 11.5  
V
CMRR  
PSRR  
Common-Mode Rejection Ratio  
V
= ±15V  
LT1057  
LT1058  
82  
80  
98  
98  
dB  
CM  
Power Supply Rejection Ratio  
Output Voltage Swing  
Slew Rate  
V = ±10V to ±18V  
86  
±12  
8
102  
±13  
13  
dB  
V
S
V
R = 2k  
OUT  
L
SR  
V/µs  
MHz  
mA  
dB  
GBW  
Gain-Bandwidth Product  
Supply Current Per Amplifier  
Channel Seperation  
f = 1MHz (Note 6)  
3
5
I
1.7  
130  
2.8  
S
DC to 5kHz, V =±10V  
IN  
The denotes the specifications which apply over the temperature range of 0°C TA 70°C or -40°C TA 85°C (LT1057IS8),  
otherwise specifications are TA = 25°C. VS = ±15V, VCM = 0V, unless noted.  
LT1057AC  
LT1058AC  
TYP  
LT1057C  
LT1058C  
TYP  
SYMBOL PARAMETER  
CONDITIONS  
MIN  
MAX  
MIN  
MAX UNITS  
V
Input Offset Voltage  
LT1057  
250  
800  
330  
500  
400  
400  
1400  
2300  
1900  
1800  
µV  
µV  
µV  
µV  
OS  
LT1057IS8  
LT1057S8  
LT1058  
300  
1200  
Average Temperature  
Coefficient of Input  
(Offset Voltage)  
LT1057 H/J8 Package  
N8 Package  
1.8  
3
7
10  
2.3  
4
4
4.5  
3
5
12  
16  
16  
16  
15  
22  
µV/°C  
µV/°C  
µV/°C  
µV/°C  
µV/°C  
µV/°C  
LT1057S8 (Note 5)  
LT1057IS8 (Note 5)  
LT1058 J Package (Note 5)  
N Package (Note 5)  
2.5  
4
10  
15  
I
I
lnput Offset Current  
Input Bias Current  
Warmed Up, T = 70°C  
LT1057IS8  
18  
150  
20  
35  
250  
600  
pA  
OS  
A
Warmed Up, T = 70°C  
±50  
±250  
±60  
±100  
±350  
±900  
pA  
B
A
LT1057IS8  
A
Large-Signal Voltage Gain  
V = ±10V, R = 2k  
70  
85  
220  
98  
50  
80  
200  
96  
V/mV  
dB  
VOL  
O
L
CMRR  
PSRR  
V
Common Mode Rejection Ratio  
V
= ±10.4V  
CM  
Power Supply Rejection Ratio  
Output Voltage Swing  
V = ±10V to ±18V  
87  
±12  
102  
±12.8  
84  
±12  
100  
±12.8  
dB  
V
S
R = 2k  
L
OUT  
I
Supply Current Per Amplifier  
2.8  
3.2  
mA  
mA  
S
T = 70°C  
A
1.4  
1.5  
10578fa  
4
LT1057/LT1058  
ELECTRICAL CHARACTERISTICS (LT1057/LT1058 SW Package Only.) The denotes specifications which  
apply over the temperature range of VS = ±15V, VCM = 0V, 0°C TA 70°C (LT1057SW, LT1058SW) or –40°C TA 85°C  
(LT1057ISW, LT1058ISW), unless otherwise noted.  
SYMBOL  
PARAMETER  
CONDITIONS  
MIN  
TYP  
MAX  
UNITS  
V
Input Offset Voltage  
LT1057  
LT1058S  
LT1058IS  
0.5  
0.6  
0.7  
2.5  
3.0  
4.0  
mV  
OS  
Average Temperature Coefficient of  
Input Offset Voltage  
5
µV/°C  
pA  
l
l
Input Offset Current  
Warmed Up, T = 70°C  
20  
35  
250  
400  
OS  
A
Warmed Up, T = 85°C  
A
Input Bias Current  
Warmed Up, T = 70°C  
±60  
±100  
±400  
±700  
pA  
B
A
Warmed Up, T = 85°C  
A
A
Large Signal Volage Gain  
Common-Mode Rejection Ratio  
V = ±10V, R = 2k LT1057  
50  
40  
200  
200  
mV  
dB  
VOL  
O
L
LT1058  
CMRR  
PSRR  
V
= ±10.5V  
LT1057  
LT1058  
80  
78  
96  
96  
CM  
Power Supply Rejection Ratio  
Output Voltage Swing  
V = ±10V to ±18V LT1057  
84  
82  
±12  
100  
100  
±12.8  
dB  
V
S
LT1058  
V
R = 2k  
L
OUT  
The denotes specifications which apply over the temperature range of – 55°C TA 125°C, VS = ±15V, VCM = 0V,  
unless otherwise noted.  
LT1057AM  
LT1058AM  
TYP  
LT1057M  
LT1058M  
TYP  
SYMBOL PARAMETER  
CONDITIONS  
MIN  
MAX  
MIN  
MAX UNITS  
V
lnput Offset Voltage  
LT1057  
LT1058  
300  
380  
1100  
1600  
400  
550  
2000  
2500  
µV  
µV  
OS  
Average Temperature Coefficient  
of Input Offset Voltage  
LT1057  
LT1058 (Note 5)  
2.0  
2.5  
7
10  
2.5  
3
12  
15  
µV/°C  
µV/°C  
I
I
lnput Offset Current  
Warmed Up, T = 125°C  
0.15  
±0.6  
120  
2
0.2  
±0.7  
110  
95  
3
nA  
nA  
OS  
A
Input Bias Current  
Warmed Up, T = 125°C  
±4.5  
±6  
B
A
A
Large-Signal Voltage Gain  
Common Mode Rejection Ratio  
Power Supply Rejection Ratio  
Output Voltage Swing  
V = ±10V, R = 2k  
40  
84  
30  
80  
V/mV  
dB  
VOL  
O
L
CMRR  
PSRR  
V
= ±10.4V  
97  
CM  
V = ±10V to ±17V  
S
86  
100  
83  
98  
dB  
V
R = 2k  
L
±12  
±12.7  
1.25  
±12  
±12.6  
1.3  
V
OUT  
I
Supply Current Per Amplifier  
T = 125°C  
A
1.9  
2.2  
mA  
S
Note 1: Absolute Maximum Ratings are those values beyond which the life  
of a device may be impaired.  
Note 2: Typical parameters are defined as the 60% yield of distributions of  
individual amplifiers; (i.e., out of 100 LT1058s or, 100 LT1057s, typically  
240 op amps, or 120 for the LT1057, will be better than the indicated  
specification).  
Note 4: Current noise is calculated from the formula:  
1/2  
i = (2ql )  
where q = 1.6 • 10  
n b  
– 19  
coulomb. The noise of source resistors up  
to1G swamps the contribution of current noise.  
Note 5: This parameter is not 100% tested.  
Note 6: Gain-bandwidth product is not tested. It is guaranteed by  
design and by inference from the slew rate measurement.  
Note 3: This parameter is tested on a sample basis only.  
10578fa  
5
LT1057/LT1058  
U W  
TYPICAL PERFOR A CE CHARACTERISTICS  
Input Bias and Offset Currents  
vs Temperature  
Input Bias Current Over  
the Common-Mode Range  
Warm-Up Drift  
1.6  
1.4  
1.2  
1.0  
0.8  
0.6  
0.4  
0.2  
0
160  
140  
120  
100  
80  
1000  
300  
100  
30  
100  
80  
60  
40  
20  
0
V
= ±15V  
V
V
= ±15V  
V
T
= ± 15V  
= 25°C  
S
S
S
A
= 0V  
CM  
WARMED UP  
T
= 125°C  
T = 70°C  
A
A
LT1058 N PACKAGE  
BIAS CURRENT  
60  
LT1057 N, LT1058 J PACKAGE  
40  
OFFSET CURRENT  
20  
LT1057 H PACKAGE  
LT1057 J PACKAGE  
10  
T
= 25°C  
A
0
0.2  
–20  
3
0
25  
50  
75  
100  
125  
–15  
–10  
–5  
0
15  
0
1
2
3
4
5
5
10  
COMMON MODE INPUT VOLTAGE (V)  
AMBIENT TEMPERATURE (°C)  
TIME AFTER POWER ON (MINUTES)  
LT1057/1058 • TPC01  
LT1057/1058 • TPC02  
LT1057/1058 • TPC03  
Distribution of Offset Voltage Drift  
with Temperature  
(H and J Package)  
Distribution of Offset Voltage Drift  
with Temperature  
(Plastic N Package)  
Long-Term Drift of  
Representative Units  
50  
40  
120  
100  
80  
60  
40  
20  
0
120  
100  
80  
60  
40  
20  
0
112  
LT1057H: 102 OP AMPS  
LT1057J: 130 OP AMPS  
LT1058J: 136 OP AMPS  
LT1057N: 180 OP AMPS  
LT1058N: 176 OP AMPS  
356 OP AMPS  
V
= ±15V  
= 25°C  
V
= ±15V  
V
= ±15V  
S
A
S
S
T
30  
20  
368 OP AMPS  
96  
1 UNIT EACH AT  
–19, –16, –13  
14, 16µV/°C  
70  
70  
10  
0
65  
60  
44  
27  
–10  
–20  
32  
31  
24  
16  
22  
9
–30  
–40  
11  
5
5
4
4
2
2
4
3
1
–50  
3
6
–12 –9 –6 –3  
0
9
12  
3
6
0
1
2
3
4
5
–12 –9 6 –3  
0
9
12  
OFFSET VOLTAGE DRIFT WITH TEMPERATURE (µV/°C)  
OFFSET VOLTAGE DRIFT WITH TEMPERATURE (µV/°C)  
TIME (MONTHS)  
LT1057/1058 • TPC04  
LT1057/1058 • TPC06  
LT1057/1058 • TPC05  
Voltage Noise vs Frequency  
0.1Hz to 10Hz Noise  
Voltage Gain vs Temperature  
1000  
1000  
V
S
T
= ±15V  
= 25°C  
V
V
= ±15V  
= ±10V  
V
T
= ±15V  
= 25°C  
S
0
S
A
A
R
R
= 2k  
= 1k  
70  
50  
L
L
300  
100  
30  
20  
30  
10  
1/f CORNER = 28Hz  
10  
3
10  
30 100 300 1000 3000 10000  
FREQUENCY (Hz)  
–75  
–25  
25  
125  
0
2
4
6
8
10  
75  
TEMPERATURE (°C)  
TIME (SECONDS)  
LT1057/1058 • TPC07  
LT1057/1058 • TPC09  
LT1057/1058 • TPC08  
10578fa  
6
LT1057/LT1058  
U W  
TYPICAL PERFOR A CE CHARACTERISTICS  
Slew Rate, Gain-Bandwidth  
Product vs Temperature  
Undistorted Output Swing vs  
Frequency  
Large-Signal Response  
30  
20  
10  
8
30  
24  
18  
12  
6
V
= ±15V  
V
= ±15V  
= 25°C  
S
S
A
T
SLEW FALL  
6
GBW  
4
SLEW RISE  
10  
0
2
A
C
= +1  
= 100pF  
0.5µs/DIV  
V
L
0
50  
TEMPERATURE (°C)  
100 125  
–50 –25  
0
25  
75  
100k  
1M  
10M  
FREQUENCY (Hz)  
LT1057/1058 • TPC11  
LT1057/1058 • TPC10  
Small-Signal Response  
Gain, Phase Shift vs Frequency  
Capacitive Load Handling  
140  
120  
100  
80  
100  
120  
140  
160  
180  
80  
70  
60  
50  
40  
30  
20  
10  
0
V
T
= ±15V  
= 25°C  
S
A
PHASE MARGIN = 58°  
A
= –1  
V
60  
A
= +1  
V
GAIN  
PHASE  
40  
20  
A
= 10  
V
V
= ±15V  
= 25°C  
= 10pF  
S
A
L
A
C
= +1  
= 100pF  
V
L
0
0.2µs/DIV  
T
C
–20  
10k 100k  
1
10 100 1k  
1M 10M 100M  
10  
100  
1000  
10000  
FREQUENCY (Hz)  
CAPACITIVE LOAD (pF)  
LT1057/1058 • TPC13  
LT1057/1058 • TPC12  
Settling Time  
Channel Separation vs Frequency  
Output Impedance vs Frequency  
160  
100  
10  
1
10  
5
V
= ±15V  
= 25°C  
S
A
A
= 100  
V
T
10mV  
0.5mV  
140  
120  
100  
LIMITED BY  
THERMAL  
R
S
= 10  
INTERACTION  
AT DC = 132dB  
FROM LEFT TO RIGHT:  
SETTLING TIME TO 10mV, 5mV, 2mV,  
1mV, 0.5mV  
A = 10  
V
0
R
S
= 1k  
LIMITED BY  
PIN-TO-PIN  
0.5mV  
CAPACITANCE  
–5  
–10  
V
T
IN  
R
= ±15V  
= 25°C  
S
A
V
80  
60  
10mV  
A
= 1  
V
= 20V TO 5kHz  
V
T
= ±15V  
= 25°C  
P-P  
S
A
= 2k  
L
0.1  
1
100  
1k  
10k  
100k 1M  
10  
1k  
10k  
100k  
10M  
1
2
0
3
FREQUENCY (Hz)  
FREQUENCY (Hz)  
SETTLING TIME (µs)  
LT1057/1058 • TPC16  
LT1057/1058 • TPC15  
LT1057/1058 • TPC14  
10578fa  
7
LT1057/LT1058  
U W  
TYPICAL PERFOR A CE CHARACTERISTICS  
Common Mode Rejection Ratio  
vs Frequency  
Common Mode Range  
vs Temperature  
Common Mode and Power Supply  
Rejections vs Temperature  
120  
100  
80  
60  
40  
20  
0
15  
14  
120  
110  
V
T
= ±15V  
= 25°C  
V
S
V
S
= ±10V TO ±17V FOR PSRR  
S
A
= ±15V, V = ±10.5V FOR CMRR  
CM  
13  
12  
11  
PSRR  
CMRR  
±10  
–11  
–12  
–13  
–14  
–15  
100  
90  
V
S
= ±15V  
10  
1k  
10k 100k  
1M  
10M  
100  
–50  
0
50  
100  
125  
–25  
25  
75  
FREQUENCY (Hz)  
TEMPERATURE (°C)  
TEMPERATURE (°C)  
LT1057/1058 • TPC17  
LT1057/1058 • TPC18  
LT1057/1058 • TPC19  
Power Supply Rejection Ratio  
vs Frequency  
Supply Current  
vs Temperature  
Short-Circuit Current vs Time  
(One Output Shorted to Ground)  
50  
40  
140  
120  
100  
80  
3
2
V
= ±15V  
S
T
= 25°C  
A
T
= –55°C  
A
30  
20  
T
T
= 25°C  
A
A
POSITIVE  
SUPPLY  
10  
V
= ±15V  
S
= 125°C  
0
NEGATIVE  
SUPPLY  
V
S
= ±10V  
60  
T
T
= 125°C  
= 25°C  
A
–10  
–20  
–30  
–40  
–50  
A
1
0
40  
T
= –55°C  
A
20  
0
100k  
FREQUENCY (Hz)  
10M  
0
1
2
10  
100  
1k  
10k  
1M  
3
50  
100 125  
–50 –25  
0
25  
75  
TIME FROM OUTPUT SHORT TO GROUND (MINUTES)  
TEMPERATURE (°C)  
LT1057/1058 • TPC20  
LT1057/1058 • TPC22  
LT1057/1058 • TPC21  
W U U  
U
APPLICATIO S I FOR ATIO  
The LT1057 may be inserted directly in LF353, LF412,  
LF442, TL072, TL082 and OP-215 sockets. The LT1058  
plugs into LF347, LF444, TL074 and TL084 sockets. Of  
course, all standard dual and quad bipolar op amps can  
also be replaced by these devices.  
with RS and RF in the kilohm range, this pole can create  
excess phase shift and even oscillation. A small capacitor  
(CF) in parallel with RF eliminates this problem. With  
RS(CS + CIN) = RFCF, the effect of the feedback pole is  
completely removed.  
C
F
R
F
High Speed Operation  
When the feedback around the op amp is resistive (RF) a  
pole will be created with RF, the source resistance and  
capacitance (RS, CS), and the amplifier input capacitance  
(CIN 4pF). In low closed loop gain configurations and  
+
C
IN  
OUTPUT  
R
S
C
S
LT1057/LT1058 • AI01  
10578fa  
8
LT1057/LT1058  
W U U  
APPLICATIO S I FOR ATIO  
U
Settling time is measured in a test circuit which can  
be found in the LT1055/LT1056 data sheet and in  
Application Note 10.  
Offset voltage also changes somewhat with temperature  
cycling. The AM grades show a typical 40µV hysteresis  
(50µV on the M grades) when cycled over the – 55°C to  
125°C temperature range. Temperature cycling from 0°C  
to 70°C has a negligible (less than 20µV) hysteresis effect.  
Achieving Picoampere/Microvolt Performance  
Inordertorealizethepicoampere/microvoltlevelaccuracy  
oftheLT1057/LT1058, propercaremustbeexercised. For  
example, leakage currents in circuitry external to the op  
amp can significantly degrade performance. High quality  
insulation should be used (e.g., TeflonTM, Kel-F); cleaning  
of all insulating surfaces to remove fluxes and other  
residueswillprobablyberequired.Surfacecoatingmaybe  
necessary to provide a moisture barrier in high humidity  
environments.  
The offset voltage and drift performance are also affected  
by packaging. In the plastic N package, the molding  
compound is in direct contact with the chip, exerting  
pressure on the surface. While NPN input transistors are  
largely unaffected by this pressure, JFET device drift is  
degraded. Consequently for best drift performance, as  
shown in the Typical Performance Characteristics distri-  
bution plots, the J or H packages are recommended.  
Inapplicationswherespeedandpicoamperebiascurrents  
are not necessary, Linear Technology offers the bipolar  
input, pin compatible LT1013 and LT1014 dual and quad  
op amps. These devices have significantly better DC  
specifications than any JFET input device.  
Board leakage can be minimized by encircling the input  
circuitry with a guard ring operated at a potential close to  
that of the inputs; in inverting configurations, the guard  
ring should be tied to ground, in noninverting connec-  
tions, to the inverting input. Guarding both sides of the  
printed circuit board is required. Bulk leakage reduction  
depends on the guard ring width.  
Phase Reversal Protection  
Most industry standard JFET input single, dual and quad  
op amps (e.g., LF156, LF351, LF353, LF411, LF412,  
OP-15, OP-16, OP-215, TL084) exhibit phase reversal at  
the output when the negative common mode limit at the  
input is exceeded (i.e., below 12V with ±15V supplies).  
The photos below show a ±16V sine wave input (A), the  
responseofanLF412Aintheunitygainfollowermode(B),  
and the response of the LT1057/LT1058 (C).  
The LT1057/LT1058 have the lowest offset voltage of  
any dual and quad JFET input op amps available today.  
However, the offset voltage and its drift with time and  
temperature are still not as good as on the best bipolar  
amplifiers (because the transconductance of FETs is  
considerably lower than that of bipolar transistors).  
Conversely,thislowertransconductanceisthemaincause  
of the significantly faster speed performance of FET input  
op amps.  
Thephasereversalofphoto(B)cancauselock-upinservo  
systems. The LT1057/LT1058 does not phase-reverse  
due to a unique phase reversal protection circuit.  
Teflon is a trademark of DuPont.  
(A) ± 16V Sine Wave Input  
(B) LF412A Output  
All Photos 5V/Div Vertical Scale, 50µs/Div Horizontal Scale  
(C) LT1057/LT1058 Output  
10578fa  
9
LT1057/LT1058  
U
TYPICAL APPLICATIO S  
Low Noise, Wideband, Gain = 100 Amplifier with High Input Impedance  
4.3k  
470  
2.4k  
2.4k  
7.5k  
1/4  
LT1058  
500Ω  
+
4.3k  
+
1/4  
LT1058  
470Ω  
OUTPUT  
1/4  
LT1058  
INPUT  
+
4.3k  
2.4k  
–3dB BANDWIDTH = 350kHZ  
470Ω  
GAIN-BANDWIDTH PRODUCT = 35MHz  
13nV/Hz  
1/4  
LT1058  
WIDEBAND NOISE =  
= 7.5nV/Hz REFERRED TO INPUT  
3  
RMS NOISE DC TO FULL BANDWIDTH = 7µV  
+
LT1057/1058 • A01  
Wideband, High Input Impedance, Gain = 1000 Amplifier  
1k  
4.7k  
4.7k  
1k  
+
1/4  
LT1058  
1/4  
LT1058  
+
+
1/4  
LT1058  
1/4  
LT1058  
INPUT  
OUTPUT  
+
4.7k  
4.7k  
1k  
1k  
100Ω  
–3dB BANDWIDTH = 400kHz  
GAIN-BANDWIDTH PRODUCT = 400MHz  
WIDEBAND NOISE = 13nV/Hz REFERRED TO INPUT  
LT1057/1058 • A02  
Low Distortion, Crystal Stabilized Oscillator  
130Ω  
0.01µF  
100Ω  
CRYSTAL  
20kHz  
NT CUT  
COMMON MODE  
SUPPRESSION  
1V  
OUT  
RMS  
1/2  
20kHz  
LT1057  
+
0.005%  
DISTORTION  
100k  
#327  
LAMP  
OSCILLATOR  
15pF  
1/2  
LT1057  
+
LT1057/1058 • A03  
10578fa  
10  
LT1057/LT1058  
U
TYPICAL APPLICATIO S  
Fast, Precision Bridge Amplifier  
330pF  
10k  
1/2  
LT1057  
+
10k  
1k  
330pF  
+
R
LOAD  
1/2  
LT1057  
LT1010  
LT1010  
INPUT  
SLEW RATE = 14V/µs  
OUTPUT CURRENT TO LOAD = 150mA  
LOAD CAPACITANCE: UP TO 1µF  
LT1057/1058 • A04  
Analog Divider  
80.6k*  
1µF  
20k  
5V  
1/2  
LTC1043  
LTC1043  
1k  
B INPUT  
+
7
8
–5V  
6
5
A
B
OUTPUT =  
LT1057  
LT1004  
1.2V  
1µF  
+
12  
11  
2
5V  
0.001  
POLYSTYRENE  
13  
14  
16  
1µF  
75k*  
A INPUT  
1/2  
LT1057  
+
30pF  
22k  
330k  
2N2907  
1µF  
* 1% FILM  
–5V  
LT1057/1058 • A05  
10578fa  
11  
LT1057/LT1058  
U
TYPICAL APPLICATIO S  
Bipolar Input (AC) V/F Converter  
LTC1043  
1k  
–5V  
6
2
5
LT1004  
2.5V  
0.1µF  
16  
15  
1M*  
1M*  
18  
3
0.01  
POLYSTYRENE  
+
1/4  
+
LT1058  
DATA  
OUTPUT  
0kHz TO 1kHz  
1/4  
LT1058  
1µF  
2N3906  
5V  
36.5k*  
INPUT  
±1V  
1M*  
10k  
1M*  
10k  
1/4  
LT1058  
150pF  
22k  
+
10k  
–5V  
0.1µF  
1/4  
LT1058  
*1% FILM  
MATCH 1M RESISTORS TO 0.05%  
SIGN  
BIT  
+
LT1057/1058 • A06  
12-Bit A/D Converter  
10k  
0.001µF  
CLOCK  
1/4  
LT1058  
B
OUT  
+
10k  
FLIP-FLOP  
15V  
INTEGRATOR  
5V  
2k  
0.01µF  
10k  
14  
1
4
7
E
IN  
100k*  
2
3
1/4  
74C74  
LT1058  
+
10k  
10k  
5
6
5V  
+
1/4  
LT1058  
180pF  
68pF  
6.8k  
A
OUT  
10k  
15V  
10k  
OUTPUT  
GATE  
2N3906  
–15V  
4
16  
LTC1043  
CURRENT  
SWITCH  
LEVEL  
SHIFT  
820  
15  
18  
–15V  
17  
3
1k  
+
–15V  
1/4  
LT1058  
2N4393  
OUT  
LT1021  
10V  
IN  
NC  
A
B
OUT  
OUT  
GND  
DATA OUTPUT =  
*VISHAY S-102 RESISTOR  
95k*  
10k  
LT1057/1058 • A07  
–15V  
10578fa  
12  
LT1057/LT1058  
U
TYPICAL APPLICATIO S  
Instrumentation Amplifier with Shield Driver  
3
2
+
1k  
10k  
1
1/4  
LT1058  
R
F
9.1k  
GUARD  
GUARD  
R
G
15V  
4
1k  
5
6
10  
+
+
+
INPUT  
1/4  
LT1058  
1/4  
LT1058  
7
8
OUTPUT  
9
R
1k  
G
11  
–15V  
R
F
13  
GAIN = 10(1+R /R ) 100  
F
G
9.1k  
10k  
I
= 5pA  
1/4  
LT1058  
14  
B
12  
= 10 Ω  
R
IN  
BW = 350kHz  
12  
1k  
+
LT1057/1058 • A08  
100dB Range Logarithmic Photodiode Amplifier  
6
Q4  
4
50k  
DARK  
TRIM  
10  
Q5  
12  
1M  
5
11  
2k  
1M  
FULL-SCALE  
TRIM  
750k*  
50k*  
500pF  
+
1/2  
LT1057  
I
P
0.01µF  
1/2  
0.033µF  
E
OUT  
LT1057  
+
LT1021-10V  
10k*  
10k*  
15V  
1
3k  
IN  
OUT  
2
3
LM301A  
+
Q2  
2k  
15  
33  
RESPONSE DATA  
DIODE CURRENT  
7
LIGHT (900µM)  
CIRCUIT OUTPUT  
8
14  
Q1  
Q3  
1MW  
100µW  
10µW  
1µW  
100nW  
10nW  
10.0V  
7.85V  
5.70V  
3.55V  
1.40V  
–0.75V  
350µA  
35µA  
3.5µA  
350nA  
35nA  
13  
9
15V  
= HP-5082-4204 PIN PHOTODIODE.  
Q1–Q5 = CA3096.  
3.5nA  
CONNECT SUBSTRATE OF CA3096  
ARRAY TO Q4’s EMITTER.  
*1% RESISTOR  
100dB RANGE LOGARITHMIC PHOTODIODE AMPLIFIER  
LT1057/1058 • A09  
10578fa  
13  
LT1057/LT1058  
U
PACKAGE DESCRIPTIO  
H Package  
8-Lead TO-5 Metal Can (.200 Inch PCD)  
(Reference LTC DWG # 05-08-1320)  
.335 – .370  
(8.509 – 9.398)  
DIA  
.027 – .045  
(0.686 – 1.143)  
.305 – .335  
(7.747 – 8.509)  
45°TYP  
PIN 1  
.040  
.028 – .034  
(0.711 – 0.864)  
.050  
(1.270)  
MAX  
(1.016)  
MAX  
.165 – .185  
(4.191 – 4.699)  
.200  
REFERENCE  
PLANE  
(5.080)  
TYP  
SEATING  
PLANE  
GAUGE  
PLANE  
.500 – .750  
(12.700 – 19.050)  
.010 – .045*  
(0.254 – 1.143)  
.110 – .160  
(2.794 – 4.064)  
INSULATING  
STANDOFF  
.016 – .021**  
(0.406 – 0.533)  
*LEAD DIAMETER IS UNCONTROLLED BETWEEN THE REFERENCE PLANE  
AND THE SEATING PLANE  
.016 – .024  
(0.406 – 0.610)  
**FOR SOLDER DIP LEAD FINISH, LEAD DIAMETER IS  
H8(TO-5) 0.200 PCD 0801  
J8 Package  
8-Lead CERDIP (Narrow .300 Inch, Hermetic)  
(Reference LTC DWG # 05-08-1110)  
.405  
(10.287)  
MAX  
.200  
(5.080)  
MAX  
.005  
(0.127)  
MIN  
.300 BSC  
(7.62 BSC)  
CORNER LEADS OPTION  
(4 PLCS)  
6
5
4
8
7
.015 – .060  
(0.381 – 1.524)  
.023 – .045  
.025  
(0.635)  
RAD TYP  
.220 – .310  
(5.588 – 7.874)  
(0.584 – 1.143)  
HALF LEAD  
OPTION  
.008 – .018  
(0.203 – 0.457)  
0° – 15°  
.045 – .068  
(1.143 – 1.650)  
FULL LEAD  
OPTION  
1
2
3
.045 – .065  
(1.143 – 1.651)  
.125  
3.175  
MIN  
NOTE: LEAD DIMENSIONS APPLY TO SOLDER  
DIP/PLATE OR TIN PLATE LEADS  
.014 – .026  
(0.360 – 0.660)  
.100  
(2.54)  
BSC  
J8 0801  
J Package  
14-Lead CERDIP (Narrow .300 Inch, Hermetic)  
(Reference LTC DWG # 05-08-1110)  
.200  
(5.080)  
MAX  
.300 BSC  
(7.62 BSC)  
.785  
(19.939)  
MAX  
.015 – .060  
(0.381 – 1.524)  
.005  
(0.127)  
MIN  
14  
13  
12  
11  
10  
9
8
.008 – .018  
(0.203 – 0.457)  
0° – 15°  
.220 – .310  
(5.588 – 7.874)  
.025  
(0.635)  
RAD TYP  
.045 – .065  
(1.143 – 1.651)  
.100  
(2.54)  
BSC  
.125  
(3.175)  
MIN  
NOTE: LEAD DIMENSIONS APPLY  
TO SOLDER DIP/PLATE OR TIN  
PLATE LEADS  
.014 – .026  
2
3
4
5
6
1
7
(0.360 – 0.660)  
J14 0801  
OBSOLETE PACKAGES  
10578fa  
14  
LT1057/LT1058  
U
PACKAGE DESCRIPTIO  
N8 Package  
8-Lead PDIP (Narrow .300 Inch)  
(Reference LTC DWG # 05-08-1510)  
.400*  
(10.160)  
MAX  
8
7
6
5
4
.255 ± .015*  
(6.477 ± 0.381)  
1
2
3
.130 ± .005  
.300 – .325  
.045 – .065  
(3.302 ± 0.127)  
(1.143 – 1.651)  
(7.620 – 8.255)  
.065  
(1.651)  
TYP  
.008 – .015  
(0.203 – 0.381)  
.120  
.020  
(0.508)  
MIN  
(3.048)  
MIN  
+.035  
.325  
–.015  
.018 ± .003  
(0.457 ± 0.076)  
.100  
(2.54)  
BSC  
+0.889  
8.255  
(
)
N8 1002  
–0.381  
NOTE:  
INCHES  
1. DIMENSIONS ARE  
MILLIMETERS  
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.  
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)  
N Package  
14-Lead PDIP (Narrow .300 Inch)  
(Reference LTC DWG # 05-08-1510)  
.770*  
(19.558)  
MAX  
14  
13  
12  
11  
10  
9
8
7
.255 ± .015*  
(6.477 ± 0.381)  
1
2
3
5
6
4
.300 – .325  
(7.620 – 8.255)  
.045 – .065  
(1.143 – 1.651)  
.130 ± .005  
(3.302 ± 0.127)  
.020  
(0.508)  
MIN  
.065  
(1.651)  
TYP  
.008 – .015  
(0.203 – 0.381)  
+.035  
.325  
.005  
(0.125)  
MIN  
–.015  
.120  
(3.048)  
MIN  
.018 ± .003  
(0.457 ± 0.076)  
.100  
(2.54)  
BSC  
+0.889  
8.255  
(
)
–0.381  
NOTE:  
INCHES  
MILLIMETERS  
N14 1002  
1. DIMENSIONS ARE  
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.  
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)  
10578fa  
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.  
However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen-  
tationthattheinterconnectionofitscircuitsasdescribedhereinwillnotinfringeonexistingpatentrights.  
15  
LT1057/LT1058  
U
PACKAGE DESCRIPTIO  
S8 Package  
8-Lead Plastic Small Outline (Narrow .150 Inch)  
(Reference LTC DWG # 05-08-1610)  
.189 – .197  
(4.801 – 5.004)  
NOTE 3  
.045 ±.005  
.050 BSC  
7
5
8
6
N
N
.245  
MIN  
.160 ±.005  
.150 – .157  
(3.810 – 3.988)  
NOTE 3  
.228 – .244  
(5.791 – 6.197)  
1
2
3
N/2  
N/2  
4
.030 ±.005  
TYP  
RECOMMENDED SOLDER PAD LAYOUT  
1
2
3
.010 – .020  
(0.254 – 0.508)  
× 45°  
.053 – .069  
(1.346 – 1.752)  
.004 – .010  
(0.101 – 0.254)  
.008 – .010  
(0.203 – 0.254)  
0°– 8° TYP  
.016 – .050  
(0.406 – 1.270)  
.050  
(1.270)  
BSC  
.014 – .019  
(0.355 – 0.483)  
TYP  
NOTE:  
INCHES  
1. DIMENSIONS IN  
(MILLIMETERS)  
2. DRAWING NOT TO SCALE  
3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.  
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)  
SO8 0502  
SW Package  
16-Lead Plastic Small Outline (Wide .300 Inch)  
(Reference LTC DWG # 05-08-1620)  
.050 BSC .045 ±.005  
.030 ±.005  
.398 – .413  
(10.109 – 10.490)  
NOTE 4  
TYP  
15 14  
12  
10  
9
N
16  
N
13  
11  
.325 ±.005  
.420  
MIN  
.394 – .419  
(10.007 – 10.643)  
NOTE 3  
N/2  
8
1
2
3
N/2  
RECOMMENDED SOLDER PAD LAYOUT  
2
3
5
7
1
4
6
.291 – .299  
(7.391 – 7.595)  
NOTE 4  
.037 – .045  
(0.940 – 1.143)  
.093 – .104  
(2.362 – 2.642)  
.010 – .029  
× 45°  
(0.254 – 0.737)  
.005  
(0.127)  
RAD MIN  
0° – 8° TYP  
.050  
(1.270)  
BSC  
.004 – .012  
.009 – .013  
(0.102 – 0.305)  
NOTE 3  
(0.229 – 0.330)  
.014 – .019  
.016 – .050  
(0.356 – 0.482)  
TYP  
(0.406 – 1.270)  
NOTE:  
1. DIMENSIONS IN  
INCHES  
(MILLIMETERS)  
S16 (WIDE) 0502  
2. DRAWING NOT TO SCALE  
3. PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS.  
THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS  
4. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.  
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)  
10578fa  
LW/TP 1102 1K REV A • PRINTED IN USA  
16 LinearTechnology Corporation  
1630 McCarthy Blvd., Milpitas, CA 95035-7417  
(408) 432-1900 FAX: (408) 434-0507 www.linear.com  
LINEAR TECHNOLOGY CORPORATION 1989  

相关型号:

5962-01-396-6874

Programmable Logic Device, 30ns, PAL-Type, CMOS, CDIP24
CYPRESS

5962-01-398-1578

Binary Counter, Asynchronous, Up Direction, CMOS, PDIP16,
FAIRCHILD

5962-01-398-1592

TRIAC, TRIAC,600V V(DRM),8A I(T)RMS,TO-220
TI

5962-01-398-1710

5962-01-398-1710
Linear

5962-01-399-0482

FIFO, 4KX9, 35ns, Asynchronous, CMOS, CDIP28
IDT

5962-01-399-0488

Standard SRAM, 2KX8, 55ns, CMOS, CQCC28
IDT

5962-01-399-2314

IC,SIMPLE-PLD,PAL-TYPE,TTL,DIP,20PIN,PLASTIC
TI

5962-01-399-5372

IC,LOGIC GATE,QUAD 2-INPUT NAND,AC-CMOS,SOP,14PIN,PLASTIC
RENESAS

5962-01-399-6450

5962-01-399-6450
Linear

5962-01-399-7737

FIFO, 512X9, 35ns, Asynchronous, CMOS, CDIP28
IDT

5962-01-399-7738

FIFO, 512X18, 15ns, Synchronous, CMOS, CPGA68
IDT