LTC1458IG [Linear]
Quad 12-Bit Rail-to-RailvMicropower DACs; 四通道12位轨至RailvMicropower的DAC型号: | LTC1458IG |
厂家: | Linear |
描述: | Quad 12-Bit Rail-to-RailvMicropower DACs |
文件: | 总12页 (文件大小:169K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
LTC1458/LTC1458L
Quad 12-Bit Rail-to-Rail
Micropower DACs
U
FEATURES
DESCRIPTIO
■
Quad 12-Bit DAC
The LTC®1458/LTC1458L are complete single supply,
quad rail-to-rail voltage output, 12-bit digital-to-analog
converters(DACs)inSO-28andSSOP-28packages. They
includeanoutputbufferamplifierwithvariablegain(×1or
×2)andaneasy-to-use3-wirecascadableserialinterface.
■
Buffered True Rail-to-Rail Voltage Output
■
Maximum DNL Error: 0.5LSB
■
5V Operation, ICC: 1.1mA Typ (LTC1458)
■
3V Operation, ICC: 800µA Typ (LTC1458L)
■
Internal or External Reference Operation
The LTC1458 has an onboard reference of 2.048V and a
full-scale output of 4.095V in a ×2 gain configuration. It
operates from a single 4.5V to 5.5V supply dissipating
only 5.5mW (ICC = 1.1mA typ).
■
Settling Time: 14µs to ±0.5LSB
■
Schmitt Trigger On Clock Input Allows Direct
Optocoupler Interface
■
Power-On Reset and CLR Pin
The LTC1458L has an onboard 1.22V reference and a full-
scale output of 2.5V in a ×2 gain configuration. It operates
from a single supply of 2.7V to 5.5V dissipating 2.4mW.
■
SSOP-28 Package
■
■
3-Wire Cascadable Serial Interface with 250kHz
Update Rate
Low Cost
Excellent DNL, low supply current and a wide range of
built-in functions allow these parts to be used in a host of
applications when flexibility, power and single supply
operation are important.
U
APPLICATIO S
■
Digital Calibration
, LTC and LT are registered trademarks of Linear Technology Corporation.
■
Industrial Process Control
■
Automatic Test Equipment
Low Power Systems
■
U
TYPICAL APPLICATIO
Daisy-Chained Control Outputs
Functional Block Diagram: Quad 12-Bit Rail-to-Rail DAC
FROM µP
2.048V (LTC1458)
1.22V (LTC1458L)
5V (LTC1458)
3V TO 5V (LTC1458L)
Differential Nonlinearity
vs Input Code
D
REFOUT
CS/LD
CLK
V
IN
CC
0.5
0.4
REFHI C
REFHI B
0.3
V
V
0.2
OUT C
OUT B
DAC C
DAC B
DAC A
0.1
X1/X2 C
REFLO C
X1/X2 B
REFLO B
48-BIT
0
SHIFT REGISTER
AND
–0.1
–0.2
–0.3
–0.4
–0.5
REFHI D
REFHI A
DAC REGISTER
V
V
OUT A
OUT D
DAC D
X1/X2 A
REFLO A
X1/X2 D
REFLO D
512 1024 1536
2048
2560 4095
3072 3584
0
D
OUT
CLR
CODE
1458 G09
1458 BD01
1
LTC1458/LTC1458L
W W
U W
U W
U
ABSOLUTE AXI U RATI GS
PACKAGE/ORDER I FOR ATIO
(Note 1)
TOP VIEW
VCC to GND .............................................. –0.5V to 7.5V
Logic Inputs to GND ................................ –0.5V to 7.5V
VOUT A, VOUT B, VOUT C, VOUT D
X1/X2 A, X1/X2 B, X1/X2 C,
X1/X2 D ......................................... –0.5V to VCC + 0.5V
REFHI A, REFHI B, REFHI C, REFHI D,
REFLO A, REFLO B, REFLO C,
REFLO D ........................................ –0.5V to VCC + 0.5V
Maximum Junction Temperature ......................... 125°C
Operating Temperature Range
LTC1458C/LTC1458LC ............................ 0°C to 70°C
LTC1458I/LTC1458LI ........................ –40°C to 85°C
Storage Temperature Range ................ –65°C to 150°C
Lead Temperature (Soldering, 10 sec)................. 300°C
ORDER PART
NUMBER
1
2
28
27 X1/X2 B
26
V
X1/X2 C
CC
V
OUT C
CS/LD
,
3
V
OUT B
4
25 CLR
D
IN
LTC1458CG
5
24 REFHI B
REFHI C
GND
LTC1458CSW
LTC1458LCG
LTC1458LCSW
LTC1458IG
6
23
GND
7
22 REFLO B
21 REFLO A
20 REFHI A
19
REFLO C
REFLO D
REFHI D
8
9
10
11
12
13
14
REFOUT
D
OUT
18 NC
LTC1458ISW
LTC1458LIG
LTC1458LISW
CLK
NC
17
16 X1/X2 A
15
V
OUT A
V
OUT D
V
CC
X1/X2 D
G PACKAGE
SW PACKAGE
28-LEAD PLASTIC SSOP
28-LEAD PLASTIC SO
TJMAX = 125°C, θJA = 100°C/W (G)
TJMAX = 125°C, θJA = 150°C/W (SW)
Consult factory for Military grade parts.
ELECTRICAL CHARACTERISTICS
The ● denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = TMIN to TMAX. VCC = 4.5V to 5.5V (LTC1458), 2.7V to 5.5V (LTC1458L),
X1/X2 = REFLO = GND, REFHI = REFOUT, VOUT unloaded, unless otherwise noted.
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
DAC
Resolution
●
●
12
Bits
LSB
DNL
INL
Differential Nonlinearity
Guaranteed Monotonic (Note 2)
±0.5
Integral Nonlinearity
T = 25°C
(Note 2)
±1.75
±2.25
±4.0
±4.5
LSB
LSB
A
●
●
V
V
V
Offset Error
T = 25°C
A
±3.0
±6.0
±12
±18
mV
mV
OS
OS
FS
TC
Offset Error Temperature
Coefficient
±15
µV/°C
Full-Scale Voltage
When Using Internal Reference, LTC1458, T = 25°C
4.065
4.045
4.095
4.095
4.125
4.145
V
V
A
LTC1458
●
●
When Using Internal Reference, LTC1458L, T = 25°C
2.470
2.460
2.500
2.500
2.530
2.540
V
V
A
LTC1458L
V
TC
FS
Full-Scale Voltage
Temperature Coefficient
When Using Internal Reference
± 24
ppm/°C
Reference
Reference Output Voltage
LTC1458
LTC1458L
●
●
2.008
1.195
2.048
1.220
2.088
1.245
V
V
Reference Output
±20
ppm/°C
Temperature Coefficient
Reference Line Regulation
Reference Load Regulation
●
0.7
±2.0
LSB/V
0 ≤ I
≤ 100µA, LTC1458
●
●
0.2
0.6
1.5
3.0
LSB
LSB
OUT
LTC1458L
Reference Input Range
V
≤ V – 1.5V
V /2
CC
V
REFHI
CC
Reference Input Resistance
●
15
24
40
kΩ
2
LTC1458/LTC1458L
ELECTRICAL CHARACTERISTICS
The ● denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = TMIN to TMAX. VCC = 4.5V to 5.5V (LTC1458), 2.7V to 5.5V (LTC1458L),
X1/X2 = REFLO = GND, REFHI = REFOUT, VOUT unloaded, unless otherwise noted.
SYMBOL PARAMETER
Reference Input Capacitance
Short-Circuit Current
Power Supply
CONDITIONS
MIN
TYP
15
MAX
UNITS
pF
REFOUT Shorted to GND
●
45
120
mA
V
Positive Supply Voltage
For Specified Performance, LTC1458
LTC1458L
●
●
4.5
2.7
5.5
5.5
V
V
CC
I
Supply Current
4.5V ≤ V ≤ 5.5V (Note 5) , LTC1458
●
●
1100
800
2400
2000
µA
µA
CC
CC
2.7V ≤ V ≤ 5.5V (Note 5), LTC1458L
CC
Op Amp DC Performance
Short-Circuit Current Low
V
V
Shorted to GND
●
●
●
60
70
40
120
120
160
mA
mA
Ω
OUT
OUT
Short-Circuit Current High
Output Impedance to GND
Shorted to V
CC
Input Code = 0
AC Performance
Voltage Output Slew Rate
Voltage Output Settling Time
Digital Feedthrough
(Note 3)
●
0.5
1.0
14
V/µs
µs
(Notes 3, 4) to ±0.5LSB
0.3
–95
85
nV•s
dB
AC Feedthrough
REFHI = 1kHz, 2V , (Code: All 0s)
P-P
SINAD
Signal-to-Noise + Distortion
REFHI = 1kHz, 2V , (Code: All 1s)
dB
P-P
The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at
TA = TMIN to TMAX. VCC = 5V (LTC1458), 3V (LTC1458L), unless otherwise noted.
LTC1458
TYP
LTC1458L
TYP
SYMBOL PARAMETER
Digital I/O
CONDITIONS
MIN
MAX
MIN
MAX
UNITS
V
V
V
V
Digital Input High Voltage
Digital Input Low Voltage
Digital Output High Voltage
Digital Output Low Voltage
Digital Input Leakage
●
●
●
●
●
●
2.4
2.0
V
V
IH
IL
0.8
0.6
I
I
= –1mA
= 1mA
V
– 1.0
V – 0.7
CC
V
OH
OL
OUT
OUT
CC
0.4
±10
10
0.4
±10
10
V
I
V
= GND to V
CC
µA
pF
LEAK
IN
C
Digital Input Capacitance
Guaranteed by Design,
Not Subject to Test
IN
Switching
t
t
t
t
t
t
t
t
t
D
D
Valid to CLK Setup
Valid to CLK Hold
●
●
●
●
●
●
●
●
●
40
0
60
0
ns
ns
ns
ns
ns
ns
ns
ns
ns
1
2
3
4
5
6
7
8
9
IN
IN
CLK High Time
40
40
50
40
20
60
60
80
60
30
CLK Low Time
CS/LD Pulse Width
LSB CLK to CS/LD
CS/LD Low to CLK
D
OUT
Output Delay
C
= 15pF
LOAD
150
220
CLK Low to CS/LD Low
20
30
3
LTC1458/LTC1458L
ELECTRICAL CHARACTERISTICS
Note 1: Absolute Maximum Ratings are those values beyond which the life
Note 3: Load is 5kΩ in parallel with 100pF.
of a device may be impaired.
Note 4: DAC switched between all 1s and the code corresponding to V
OS
for the part.
Note 2: Nonlinearity is defined from the first code that is greater than or
equal to the maximum offset specification to code 4095 (full scale).
Note 5: Digital inputs at 0V or V
.
CC
U W
TYPICAL PERFOR A CE CHARACTERISTICS
LTC1458
LTC1458
Minimum Supply Headroom for
Differential Nonlinearity (DNL)
Integral Nonlinearity (INL)
Full Output Swing vs Load Current
1.4
0.5
0.4
2.0
1.6
∆V
< 1LSB
OUT
REFLO = GND
X1/X2 = GND
CODE: ALL 1's
1.2
1.0
0.8
0.6
0.4
0.2
0
0.3
1.2
V = 4.095V
OUT
0.2
0.8
0.1
0.4
0
0
–0.1
–0.2
–0.3
–0.4
–0.5
–0.4
–0.8
–1.2
–1.6
–2.0
0
2048
3072 3584
0
3584
0
10
15
20
25
30
512 1024 1536
2560
4095
512 1024 1536 2048 2560 3072
CODE
4095
5
LOAD CURRENT (mA)
CODE
1458 G03
1458 G09
1458 G08
Minimum Output Voltage vs
Output Sink Current
Output Swing vs Load Resistance
Output Swing vs Load Resistance
1000
900
800
700
600
500
400
300
200
100
0.1
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
REFLO = GND
X1/X2 = GND
REFLO = GND
X1/X2 = GND
DAC CODE = OOO
H
25°C
125°C
V
CC
–55°C
R
L
R
L
REFLO = GND
X1/X2 = GND
DAC CODE = FFF
H
0
10
15
20
25
30
5
10
100
1k
10k
10
100
1k
10k
OUTPUT SINK CURRENT (mA)
LOAD RESISTANCE (Ω)
LOAD RESISTANCE (Ω)
1458 G05A
1458 G06A
1458 G04
4
LTC1458/LTC1458L
U W
TYPICAL PERFOR A CE CHARACTERISTICS
LTC1458
Supply Current vs Temperature
LTC1458 Full-Scale Voltage vs
Temperature
LTC1458
Offset Voltage vs Temperature
950
4.110
4.105
4.100
4.095
4.090
4.085
4.080
5
4
940
930
3
920
910
900
890
880
870
860
850
V
= 5.5V
= 5V
2
CC
CC
CC
1
0
V
–1
–2
–3
–4
–5
V
= 4.5V
35
–55
5
65
95
125
–55
5
35
65
95
125
–25
–25
–55
5
35
65
95
125
–25
TEMPERATURE (°C)
TEMPERATURE (°C)
TEMPERATURE (°C)
1458 G05
1458 G06
1458 G07
U
U
U
PI FU CTIO S
X1/X2 C, X1/X2 D,X1/X2 A, X1/X2 B (Pins 1, 14, 16, 27):
The Input Pin that Sets the Gain for DAC C/D/A/B. When
grounded the gain will be 2, i.e., output full-scale will be
2 • REFHI. When connected to VOUT the gain will be 1, i.e.,
output full-scale will be equal to REFHI.
REFLO C, REFLO D, REFLO A, REFLO B, (Pins 7, 8, 21,
22): The Bottom of the DAC Resistor Ladders for the
DACs. These can be used to offset zero-scale above
ground. REFLO should be connected to ground when no
offset is required.
VOUT C, VOUT D, VOUT A, VOUT B (Pins 2, 13, 17, 26): The
Buffered DAC Outputs.
DOUT (Pin 10): The Output of the Shift Register which
Becomes Valid on the Rising Edge of the Serial Clock.
CS/LD (Pin 3): The Serial Interface Enable and Load
CLK (Pin 11): The Serial Interface Clock Input.
Control Input.
VCC (Pins 15, 28): The Positive Supply Input. 4.5V ≤ VCC
≤ 5.5V (LTC1458), 2.7V ≤ VCC ≤ 5.5V (LTC1458L). Re-
quires a 0.1µF bypass capacitor to ground.
DIN (Pin 4): The Serial Data Input.
REFHI C, REFHI D, REFHI A, REFHI B,(Pins 5, 9, 20, 24):
The Inputs to the DAC Resistor Ladder for DAC C/D/A/B.
REFOUT (Pin 19): The Output of the Internal Reference.
GND (Pins 6, 23): Ground.
CLR (Pin 25): The Clear Pin. Clears all DACs to zero-scale
when pulled low.
5
LTC1458/LTC1458L
W
BLOCK DIAGRA
X1/X2 C
28
1
V
CC
LD
LD
12-BIT
DAC C
REGISTER
12-BIT
DAC B
REGISTER
V
2
3
DAC C
DAC B
X1/X2 B
OUT C
27
26
CS/LD
V
OUT B
POWER-ON
RESET
4
5
6
D
25 CLR
IN
REFHI C
GND
24 REFHI B
23 GND
REFLO C
REFLO D
REFHI D
7
8
REFLO B
22
48-BIT SHIFT REGISTER
21 REFLO A
20 REFHI A
9
LTC1458: 2.048V
LTC1458L: 1.22V
D
10
11
REFOUT
19
OUT
CLK
NC
18 NC
17
12
13
V
OUT A
12-BIT
12-BIT
DAC A
DAC D
V
DAC D
DAC A
16
15
X1/X2 A
OUT D
REGISTER
REGISTER
LD
LD
X1/X2 D
14
V
CC
REFHI
+
V
OUT
–
REFLO
X1/X2
1458 BD
6
LTC1458/LTC1458L
W U
W
TI I G DIAGRA
t
t
2
t
t
t
7
9
1
6
CLK
t
t
3
4
B0 D
PREVIOUS WORD
B11 A
MSB
B0 B
LSB
B11 C
MSB
B0 D
LSB
D
IN
CS/LD
t
t
5
8
B11 A
PREVIOUS WORD
B0 B
B11 C
B0 D
PREVIOUS WORD
B11 A
CURRENT WORD
B10 A
PREVIOUS WORD
D
OUT
PREVIOUS WORD PREVIOUS WORD
1458 TD
U U
DEFI ITIO S
Resolution (n): Resolution is defined as the number of The offset of the part is measured at the code that corre-
sponds to the maximum offset specification:
VOS = VOUT – [(Code)(VFS)/(2n – 1)]
digital input bits, n. It defines the number of DAC output
states (2n) that divide the full-scale range. The resolution
does not imply linearity.
Least Significant Bit (LSB): One LSB is the ideal voltage
difference between two successive codes.
Full-Scale Voltage (VFS): This is the output of the DAC
when all bits are set to 1.
LSB = (VFS – VOS)/(2n – 1) = (VFS – VOS)/4095
Nominal LSBs:
Voltage Offset Error (VOS): The theoretical voltage at the
output when the DAC is loaded with all zeros. The output
amplifier can have a true negative offset, but because the
partisoperatedfromasinglesupply, theoutputcannotgo
below zero. If the offset is negative, the output will remain
near 0V resulting in the transfer curve shown in Figure 1.
LTC1458
LSB = 4.095V/4095 = 1mV
LTC1458L LSB = 2.5V/4095 = 0.610mV
Integral Nonlinearity (INL): End-point INL is the maxi-
mum deviation from a straight line passing through the
end-points of the DAC transfer curve. Because the part
operates from a single supply and the output cannot go
below zero, the linearity is measured between full scale
and the code corresponding to the maximum offset
specification. The INL error at a given input code is
calculated as follows:
OUTPUT
VOLTAGE
0V
NEGATIVE
OFFSET
DAC CODE
1458 F01
INL = [VOUT – VOS – (VFS – VOS)(code/4095)]/LSB
VOUT = The output voltage of the DAC measured at
the given input code
Figure 1. Effect of Negative Offset
7
LTC1458/LTC1458L
U U
DEFI ITIO S
Differential Nonlinearity (DNL): DNL is the difference
between the measured change and the ideal 1LSB change
between any two adjacent codes. The DNL error between
any two codes is calculated as follows:
DigitalFeedthrough: Theglitchthatappearsattheanalog
outputcausedbyACcouplingfromthedigitalinputswhen
they change state. The area of the glitch is specified in
(nV)(sec).
DNL = (∆VOUT – LSB)/LSB
∆VOUT = The measured voltage difference between
two adjacent codes
U
OPERATIO
Serial Interface
Reference
The data on the DIN input is loaded into the shift register
ontherisingedgeoftheclock. Dataisloadedasone48-bit
word, DACAfirst, thenDACB, DACCandDACD. TheMSB
is loaded first for each DAC. The DAC registers load the
datafromtheshiftregisterwhenCS/LDispulledhigh. The
CLK is disabled internally when CS/LD is high. Note: CLK
must be low before CS/LD is pulled low to avoid an extra
internal clock pulse.
TheLTC1458Lhasaninternalreferenceof1.22Vwithafull
scale of 2.5V (gain of 2 configuration). The LTC1458
includes an internal 2.048V reference, making 1LSB equal
to 1mV (gain of 2 configuration). When the buffer gain is
2, the external reference must be less than VCC/2 and be
capable of driving the 15k minimum DAC resistor ladder.
The external reference must always be less than
VCC – 1.5V. The reference output voltage noise spectral
density at 1kHz is 300nV/√Hz.
The buffered output of the 48-bit shift register is available
on the DOUT pin which swings from ground to VCC.
Voltage Output
Multiple LTC1458/LTC1458Ls may be daisy-chained to-
getherbyconnectingtheDOUT pintotheDIN pinofthenext
chip, while the CLK and CS/LD signals remain common to
all chips in the daisy-chain. The serial data is clocked to all
of the chips, then the CS/LD signal is pulled high to update
all of them simultaneously.
The rail-to-rail buffered output of the LTC1458 family can
source or sink 5mA when operating with a 5V supply over
the entire operating temperature range while pulling to
within 300mV of the positive supply voltage or ground.
The output swings to within a few millivolts of either
supply rail when unloaded and has an equivalent output
resistance of 40Ω when driving a load to the rails. The
output can drive 1000pF without going into oscillation.
The output voltage noise spectral density at 1kHz is
600nV/√Hz.
8
LTC1458/LTC1458L
W U U
APPLICATIO S I FOR ATIO
U
Using Two DACs to Digitally Program the Full Scale
and Offset of a Third
≤ 2,500 for VCC = 5V, since DAC C is being operated in × 2
mode for full rail-to-rail output swing.
Figure 2 shows how to use one LTC1458 to make a 12-bit
DAC with a digitally programmable full scale and offset.
DAC A and DAC B are used to control the offset and full
scale of DAC C. DAC A is connected in a ×1 configuration
andcontrolstheoffsetofDACCbymovingREFLOCabove
ground. The minimum value to which this offset can be
programmed is 10mV. DAC B is connected in a × 2
configuration and controls the full scale of DAC C by
driving REFHI C. Note that the voltage at REFHI C must be
lessthanorequaltoVCC/2,correspondingtoDACB’scode
The transfer characteristic is:
V
OUTC = 2 • [DC • (2 • DB – DA) + DA] • REFOUT
where REFOUT = The Reference Output
DA = (DAC A Digital Code)/4096
This sets the offset.
DB = (DAC B Digital Code)/4096
This sets the full scale.
DC = (DAC C Digital Code)/4096
V
CC
X1/X2 C
5V
0.1µF
X1/X2 B
V
OUT
V
OUT C
V
OUT B
CS/LD
CLR
REFHI B
GND
D
IN
REFHI C
GND
LTC1458
LTC1458L
REFLO B
REFLO A
REFHI A
REFOUT
NC
REFLO C
REFLO D
REFHI D
500Ω
D
OUT
CLK
NC
V
OUT A
X1/X2 A
V
OUT D
V
CC
X1/X2 D
1458 F02
Figure 2
9
LTC1458/LTC1458L
U
PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.
G Package
28-Lead Plastic SSOP (0.209)
(LTC DWG # 05-08-1640)
10.07 – 10.33*
(0.397 – 0.407)
28 27 26 25 24 23 22 21 20 19 18
16 15
17
7.65 – 7.90
(0.301 – 0.311)
5
7
8
1
2
3
4
6
9 10 11 12 13 14
5.20 – 5.38**
(0.205 – 0.212)
1.73 – 1.99
(0.068 – 0.078)
0° – 8°
0.65
(0.0256)
BSC
0.13 – 0.22
0.55 – 0.95
(0.005 – 0.009)
(0.022 – 0.037)
0.05 – 0.21
(0.002 – 0.008)
0.25 – 0.38
(0.010 – 0.015)
NOTE: DIMENSIONS ARE IN MILLIMETERS
*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.152mm (0.006") PER SIDE
**DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED 0.254mm (0.010") PER SIDE
G28 SSOP 1098
10
LTC1458/LTC1458L
U
PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.
SW Package
28-Lead Plastic Small Outline (Wide 0.300)
(LTC DWG # 05-08-1620)
0.697 – 0.712*
(17.70 – 18.08)
28 27 26 25 24 23 22 21 20 19 18
16 15
17
0.394 – 0.419
(10.007 – 10.643)
NOTE 1
0.291 – 0.299**
(7.391 – 7.595)
2
3
5
7
8
9
10 11 12 13 14
1
4
6
0.037 – 0.045
(0.940 – 1.143)
0.093 – 0.104
(2.362 – 2.642)
0.010 – 0.029
(0.254 – 0.737)
× 45°
0° – 8° TYP
0.050
(1.270)
BSC
0.004 – 0.012
(0.102 – 0.305)
0.009 – 0.013
NOTE 1
(0.229 – 0.330)
0.014 – 0.019
(0.356 – 0.482)
TYP
0.016 – 0.050
(0.406 – 1.270)
NOTE:
1. PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS.
THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS
S28 (WIDE) 1098
*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen-
tationthattheinterconnectionofitscircuitsasdescribedhereinwillnotinfringeonexistingpatentrights.
11
LTC1458/LTC1458L
U
TYPICAL APPLICATIO
LTC1458: 4.5V TO 5.5V
LTC1458L: 2.7V TO 5.5V
V
X1/X2 C
CC
LTC1458: 0V TO 4.095V
LTC1458L: 0V TO 2.5V
0.1µF
X1/X2 B
V
OUT C
LTC1458: 0V TO 4.095V
LTC1458L: 0V TO 2.5V
V
CS/LD
OUT B
µP
CLR
REFHI B
GND
D
IN
REFHI C
GND
REFLO B
REFLO A
REFHI A
REFOUT
NC
REFLO C
REFLO D
REFHI D
LTC1458
LTC1458L
LTC1458: 2.048V
LTC1458L: 1.22V
D
OUT
CLK
NC
LTC1458: 0V TO 4.095V
LTC1458L: 0V TO 2.5V
V
OUT A
LTC1458: 0V TO 4.095V
LTC1458L: 0V TO 2.5V
X1/X2 A
V
OUT D
V
X1/X2 D
CC
1458 TA03
RELATED PARTS
PART NUMBER
DESCRIPTION
COMMENTS
LTC1257
Single 12-Bit V
Reference Can Be Overdriven up to 12V, i.e., FS
DAC, Full Scale: 2.048V, V : 4.75V to 15.75V,
5V to 15V Single Supply, Complete V
SO-8 Package
DAC in
OUT
OUT
CC
= 12V
MAX
LTC1446/LTC1446L
LTC1450/LTC1450L
Dual 12-Bit Rail-to-Rail Output DACs in SO-8 Package
LTC1446: V = 4.5V to 5.5V, V
= 0V to 4.095V
CC
OUT
LTC1446L: V = 2.7V to 5.5V, V
= 0V to 2.5V
CC
OUT
Single 12-Bit Rail-to-Rail Output DACs with Parallel Interface
LTC1450: V = 4.5V to 5.5V, V
= 0V to 4.095V
CC
OUT
LTC1450L: V = 2.7V to 5.5V, V
= 0V to 2.5V
CC
OUT
LTC1451
LTC1452
Single Rail-to-Rail 12-Bit DAC, Full Scale: 4.095V, V : 4.5V to 5.5V
Low Power, Complete V
DAC in SO-8 Package
CC
OUT
Single Rail-to-Rail 12-Bit V
Multiplying DAC, V : 2.7V to 5.5V
Low Power, Multiplying V
Buffer Amplifier in SO-8 Package
DAC with Rail-to-Rail
OUT
CC
OUT
LTC1453
Single Rail-to-Rail 12-Bit V
DAC, Full Scale: 2.5V, V : 2.7V to 5.5V
CC
3V, Low Power, Complete V DAC in SO-8 Package
OUT
OUT
LTC1454/LTC1454L
Dual 12-Bit V
DACs in SO-16 Package with Added Functionality
LTC1454: V = 4.5V to 5.5V, V
= 0V to 4.095V
OUT
CC
OUT
LTC1454L: V = 2.7V to 5.5V, V
= 0V to 2.5V
CC
OUT
LTC1456
Single Rail-to-Rail Output 12-Bit DAC with Clear Pin,
Full Scale: 4.095V, V : 4.5V to 5.5V
Low Power, Complete V
with Clear Pin
DAC in SO-8 Package
OUT
CC
LTC1655/LTC1655L
Single 16-Bit V
DAC with Serial Interface in SO-8
V
V
= 5V (3V), Low Power, Deglitched,
OUT
CC
= 0V to 4.096V (0V to 2.5V)
OUT
LTC1661
LTC1662
LTC1664
Dual 10-Bit V
DAC in 8-Lead MSOP Package
V
= 2.7V to 5.5V Micropower, Rail-to-Rail Output
OUT
CC
Ultralow Power, Dual 10-Bit DAC in 8-Lead MSOP Package
Quad 10-Bit V DAC in 16-Pin Narrow SSOP
1.5µA I per DAC, 2.7V to 5.5V Supply Range
CC
Pin Compatible with the LTC1660, 2.7V to 5.5V
Supply Range
OUT
LTC1665/LTC1660
Octal 8/10-Bit V
DAC in 16-Pin Narrow SSOP
V
CC
= 2.7V to 5.5V, Micropower, Rail-to-Rail Output
OUT
14588lfa LT/LCG 0700 2K REV A • PRINTED IN USA
LINEAR TECHNOLOGY CORPORATION 1996
12 LinearTechnology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
●
●
(408)432-1900 FAX:(408)434-0507 www.linear-tech.com
相关型号:
LTC1458IG#PBF
LTC1458 - Quad 12-Bit Rail-to-Rail Micropower DACs; Package: SSOP; Pins: 28; Temperature Range: -40°C to 85°C
Linear
LTC1458IG#TR
LTC1458 - Quad 12-Bit Rail-to-Rail Micropower DACs; Package: SSOP; Pins: 28; Temperature Range: -40°C to 85°C
Linear
LTC1458LCG#PBF
LTC1458 - Quad 12-Bit Rail-to-Rail Micropower DACs; Package: SSOP; Pins: 28; Temperature Range: 0°C to 70°C
Linear
©2020 ICPDF网 联系我们和版权申明