DS2502P-E48+T&R [MAXIM]

暂无描述;
DS2502P-E48+T&R
型号: DS2502P-E48+T&R
厂家: MAXIM INTEGRATED PRODUCTS    MAXIM INTEGRATED PRODUCTS
描述:

暂无描述

文件: 总4页 (文件大小:250K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
19-5071; 12/09  
DS2502-E48  
48-Bit Node Address Chip  
www.maxim-ic.com  
FEATURES  
PIN CONFIGURATION  
. Factory programmed 48-bit node address  
chip with 768 bits user-programmable OTP-  
EPROM communicates with the economy of  
one signal plus ground  
TO-92  
. Provides valid MAC-48/EUI-48 Ethernet  
address  
. Unique, factory lasered and tested 64-bit  
registration number assures absolute  
traceability because no two parts are alike  
. Built-in multidrop controller ensures  
compatibility with other 1-Wire® products  
. Device is an “add-only” memory where  
additional data can be programmed into  
EPROM without disturbing existing data  
. Reduces control, address, data, power and  
programming signals to a single pin  
. Directly connects to a single port pin of a  
microprocessor and communicates at up to  
16.3kbps  
BOTTOM VIEW  
TSOC PACKAGE  
. Presence detector acknowledges when reader  
first applies voltage  
TOP VIEW  
. Low cost TO-92 or TSOC surface mount  
packages  
. Reads over a wide voltage range of 2.8V to  
6.0V from -40°C to +85°C; programs at  
11.5V to 12.0V from -40°C to + 50°C  
ORDERING INFORMATION  
PART  
TEMP  
RANGE  
PIN-  
PACKAGE  
DS2502-E48+  
DS2502P-E48+  
-40°C to +85°C 3 TO-92  
-40°C to +85°C 6 TSOC  
DS2502P-E48+T&R -40°C to +85°C 6 TSOC  
+ Denotes a lead(Pb)-free/RoHS-compliant package.  
T&R = Tape and reel.  
1-Wire is a registered trademark of Maxim Integrated Products, Inc.  
DESCRIPTION  
The DS2502-E48 is a variant of the DS2502 1024-bit add-only memory. It differs from the standard  
DS2502 in its custom ROM family code 89h, and the UniqueWare Identifier 5E7h in place of the upper  
12 bits of the standard ROM serialization field. Otherwise, the electrical and logical behavior is identical  
to that of the DS2502. For technical details please refer to the DS2502 data sheet.  
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device  
may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.  
1 of 4  
DS2502-E48  
The first 32 bytes of the DS2502-E48’s EPROM memory contain a globally unique 48-bit node address  
and are write-protected. The data structure follows the conventions of UniqueWare devices using Default  
Data Structure (Figure 1). This format is also known as UDP (universal data packet) and is commonly  
used in 1-Wire APIs. Therefore, if using one of those APIs one can call a high level function to read and  
verify the inverted CRC16. The UDP is defined in Application Note 114, 1-Wire File Structure, and the  
APIs can be found in the 1-Wire Software Development Kits.  
Figure 1. NODE ADDRESS CHIP DATA STRUCTURE  
COMPANY ID VALUE  
EXTENSION ID VALUE  
PROJECT ID  
CRC16  
MSB LSB  
(UNUSED)  
LENGTH  
MSB LSB  
MSB LSB MSB  
LSB  
19 BYTES  
FFh  
3 BYTES CONSTANT  
006035h  
4 BYTES CONSTANT  
00001129h  
1 BYTE  
0Ah  
2 BYTES  
3 BYTES SERIALIZATION  
HIGH ADDRESS  
LOW ADDRESS  
The data record starts with a length byte (0Ah) and the 4-byte UniqueWare Project ID 00001129h. The  
next 6 bytes contain the 48-bit node address which consists of an incrementing 24-bit extension identifier  
and the IEEE-assigned 24-bit company ID value 006035h. An inverted 16-bit CRC ends the data record.  
The remaining bytes of the 32-byte memory page remain unprogrammed. Neither the 24-bit extension  
identifier nor the 24-bit company ID are related to the 64-bit ROM registration number. The ROM  
registration number is used to provide a unique address to access the DS2502-E48 when multidropped on  
a 1-Wire bus.  
EXAMPLE  
Assume that a manufacturer’s company ID value is 006035h and the 24-bit extension identifier is  
67ABCDh. The 48-bit node address value generated from these two numbers is 00603567ABCDh, whose  
byte and bit representations are illustrated in Figure 2.  
Figure 2. SAMPLE NODE ADDRESS VALUE  
MOST SIGNIFICANT BYTE  
LEAST SIGNIFICANT BYTE  
CD  
00  
60  
35  
67  
AB  
1010 1011  
LEAST SIGNIFICANT BIT  
HEX  
0000 0000  
0110 0000  
0011 0101  
0110 0111  
1100 1101  
BINARY  
MOST SIGNIFICANT BIT  
This information is stored in the DS2502-E48 as 48-bit number with the least significant byte at the lower  
address. Including the length byte and the inverted CRC, the complete set of data is shown in Figure 3.  
Figure 3. PHYSICAL ADDRESS AND DATA MAPPING INSIDE THE DEVICE  
ADDRESS  
DATA  
0C  
8D  
0B  
0A  
00  
09  
60  
08  
35  
07  
67  
06  
05  
04  
00  
03  
00  
02  
11  
01  
29  
00  
0A  
DD  
AB  
CD  
2 of 4  
DS2502-E48  
The four bytes at memory addresses 01h to 04h contain the UniqueWare Project ID 00001129h. The two  
bytes at addresses 0Bh and 0Ch are the inverted 16-bit CRC over the length byte, Project ID and node  
address value. The least significant byte of the CRC is stored at address 0Bh. This CRC is generated  
according to the standardized CRC16 polynomial function X16 + X15 + X2 + 1. For more details on  
generating CRC values including examples in both hardware and software, see Application Note 27,  
Understanding and Using Cyclic Redundancy Checks with Maxim iButton Products.  
The contents of the memory address range 0Dh to 1Fh is FFh. These cells cannot be altered since the  
whole memory page is write-protected. The memory range from 20h to 7Fh, however, is user-  
programmable. It can be write-protected by programming the corresponding write-protect bit in the status  
memory of the DS2502-E48.  
3 of 4  
DS2502-E48  
REVISION HISTORY  
REVISION  
DATE  
PAGES  
CHANGED  
DESCRIPTION  
Changed the Ordering Information to lead free.  
1
Included an explanation of “Default Data Structure” above Figure 1.  
Emphasized that the 16-bit CRC is inverted.  
2
2
12/09  
Deleted paragraph on how to set up a UniqueWare project.  
Inserted actual CRC value to Figure 3.  
2
2
2
Reformatted Figures 1 to 3.  
Corrected notation of hexadecimal numbers from H to h.  
1, 2, 3  
4 of 4  

相关型号:

DS2502P-E48+TR

48-Bit Node Address Chip
MAXIM

DS2502P-E48/R

48-Bit Node Address Chip
DALLAS

DS2502P-E48/T

48-Bit Node Address Chip
DALLAS

DS2502P-E48/T&R

OTP ROM, 1KX1, CMOS, PDSO6, TSOC-6
MAXIM

DS2502P-E48/T&R

48-Bit Node Address Chip
DALLAS

DS2502P-E64

IEEE EUI-64 Node Address Chip
DALLAS

DS2502P-E64+

OTP ROM, 1KX1, MOS, PDSO6, TSOC-6
MAXIM

DS2502P-UNW

UniqueWare Add-Only Memory
DALLAS

DS2502P-UNW-PPPP

UniqueWare Add-Only Memory
DALLAS

DS2502P/R

1 kbit Add-Only Memory
DALLAS

DS2502P/T

1 kbit Add-Only Memory
DALLAS

DS2502P/T&R

OTP ROM, 128X8, 15000ns, CMOS, PDSO6, TSOC-6
MAXIM