MAX4611ESD+ [MAXIM]
Low-Voltage, Quad, SPST CMOS Analog Switches; 低电压，四路， SPST CMOS模拟开关
| 型号： | MAX4611ESD+ |
| 厂家： | 
MAXIM INTEGRATED PRODUCTS |
| 描述： | Low-Voltage, Quad, SPST CMOS Analog Switches |
| 文件： | 总11页 (文件大小：153K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
19-4793; Rev 6; 5/09
Low-Voltage, Quad, SPST
CMOS Analog Switches
0/MAX4612
General Description
____________________________Features
The MAX4610/MAX4611/MAX4612 are quad, low-volt-
age, single-pole/single-throw (SPST) analog switches.
On-resistance (100Ω, max) is matched between switch-
es to 4Ω, max and is flat (4Ω, max) over the specified
signal range. Each switch handles V+ to GND analog
signal levels. Maximum off-leakage current is only 1nA
♦ Offered in Automotive Temperature Range
(-40°C to +125°C)
♦ Guaranteed On-Resistance
100Ω max (5V Supply)
46Ω max (12V Supply)
♦ Guaranteed Match Between Channels (4Ω, max)
♦ Guaranteed Flatness Over Signal Range (18Ω, max)
♦ Off-Leakage Current Over Temperature
at T = +25°C and 2nA at T = +85°C.
A
A
The MAX4610 has four normally open (NO) switches,
and the MAX4611 has four normally closed (NC)
switches. The MAX4612 has two NO switches and two
NC switches. These CMOS switches operate from a
single +2V to +12V supply. All digital inputs have +0.8V
and +2.4V logic thresholds, ensuring TTL/CMOS-logic
compatibility when using a single +5V supply.
< 2nA at T = +85°C
A
♦ > 2kV ESD Protection per Method 3015.7
♦ Rail-to-Rail Signal Handling
♦ TTL/CMOS-Logic Compatible
Ordering Information
PART
TEMP RANGE
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +125°C
PIN-PACKAGE
MAX4610CUD+
MAX4610CSD+
MAX4610CPD+
MAX4610C/D+
MAX4610EGE+
MAX4610EUD+
MAX4610ESD+
MAX4610EPD+
MAX4610ASD+
14 TSSOP
14 Narrow SO
14 Plastic DIP
Dice*
________________________Applications
Battery-Operated Equipment
Audio/Video Signal Routing
16 QFN-EP**
14 TSSOP
Low-Voltage Data-Acquisition Systems
Sample-and-Hold Circuits
14 Narrow SO
14 Plastic DIP
14 Narrow SO
Communication Circuits
Ordering Information continued at end of data sheet.
*Contact factory for dice specifications.
**EP = Exposed pad.
+Denotes a lead(Pb)-free/RoHS-compliant package.
Pin Configurations/Truth Tables
N.C.
IN1
V+
IN4
16
15
14
13
MAX4610
+
TOP VIEW
+
1
2
3
4
5
6
7
14
13
NO1
COM1
NO2
V+
NO1
COM1
NO2
1
12 N.C.
11 NO4
10 COM4
EP**
IN1
INPUT
LOW
SWITCH STATE
2
3
4
12 IN4
OFF
COM2
IN2
11 NO4
10 COM4
MAX4610
HIGH
ON
IN3
COM3
NO3
9
8
9
COM2
COM3
GND
5
6
7
8
TSSOP/SO/DIP
MAX4611/MAX4612 Pin Configurations/Truth Tables appear at end of data sheet.
IN2
NO3
IN3
GND
**EP = EXPOSED PAD
CONNECT EP TO V+
QFN
________________________________________________________________ Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
Low-Voltage, Quad, SPST
CMOS Analog Switches
ABSOLUTE MAXIMUM RATINGS
(Voltages referenced to GND.)
Continuous Power Dissipation (T = +70°C)
A
V+...........................................................................-0.3V to +13V
14-Pin TSSOP (derate 6.3mW/°C above +70°C) ..........500mW
14-Pin Narrow SO (derate 8.00mW/°C above +70°C)..640mW
14-Pin Plastic DIP (derate 10.00mW/°C above +70°C)..800mW
16-Pin QFN (derate 18.5mW/°C above +70°C) ..........1481mW
Operating Temperature Ranges
IN , COM , NO_, NC_ (Note 1)....................-0.3V to (V+ + 0.3V)
_
_
Continuous Current (any terminal)
(pulsed at 1ms, 10ꢀ duty cycle) .....................................20mA
Peak Current (any terminal)
(pulsed at 1ms, 10ꢀ duty cycle) .....................................40mA
ESD per Method 3015.7......................................................> 2kV
MAX461_C_ _ ......................................................0°C to +70°C
MAX461_E_ _....................................................-40°C to +85°C
MAX461_A_ _ .................................................-40°C to +125°C
Storage Temperature Range.............................-65°C to +160°C
Lead Temperature (soldering, 10s) .................................+300°C
Note 1: Signals on NO_, NC_, COM_, or IN_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to
maximum current rating.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS—Single +5V Supply
(V+ = +5V 10ꢀ, V
= 2.4V, V
= 0.8V, T = T
to T
, unless otherwise noted.)
MAX
IN_H
IN_L
A
MIN
MIN
TYP
(Note 2)
MAX
PARAMETER
SYMBOL
CONDITIONS
UNITS
ANALOG SWITCH
V
V
V
,
COM
_
Analog Signal Range
(Note 3)
0
V+
V
NO ,
_
NC
_
V+ = 4.5V,
T
T
T
T
T
= +25°C
70
1.0
12
100
150
5
A
A
A
A
0/MAX4612
On-Resistance
R
I
V
= 1mA,
COM
_
Ω
ON
= V
= 3V
_
= T
to T
MIN
NO
NC
MAX
MAX
_
V+ = 4.5V,
= 1mA,
= +25°C
= T to T
On-Resistance Match
Between Channels (Note 4)
ΔR
I
V
Ω
Ω
ON
COM
_
= V
= 3V
8
NO
NC
MIN
_
_
V+ = 4.5V;
I = 1mA;
COM
= +25°C
22
A
A
On-Resistance Flatness
(Note 5)
_
_
2V, 1V
R
FLAT(ON)
V
= V
= 3V,
NC
_
NO
T
= T
to T
28
MIN
MAX
T = +25°C
-0.1
-2
+0.1
+2
A
V+ = 5.5V;
NO_ or NC_ Off-Leakage
Current (Note 6)
I
V
V
= 1V, 4.5V;
= 4.5V, 1V
T
A
T
A
= -40°C to +85°C
= -40°C to +125°C
nA
nA
nA
NO(OFF)
COM
NO_
_
-30
-0.1
-2
+30
+0.1
+2
T = +25°C
A
V+ = 5.5V;
COM_ Off-Leakage Current
(Note 6)
I
V
V
= 1V, 4.5V;
T
= -40°C to +85°C
= -40°C to +125°C
COM(OFF)
COM
A
A
_
= V
= 4.5V, 1V
NC
_
NO
_
T
-30
-0.2
-4
+30
+0.2
+4
T = +25°C
A
V+ = 5.5V;
COM_ On-Leakage Current
(Note 6)
V
COM_
= 1V, 4.5V;
I
T
T
= -40°C to +85°C
= -40°C to +125°C
COM(ON)
A
V
= V
= 1V, 4.5V,
NC
_
NO
_
or floating
-30
+30
A
2
_______________________________________________________________________________________
Low-Voltage, Quad, SPST
CMOS Analog Switches
0/MAX4612
ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)
(V+ = +5V 10ꢀ, V
= 2.4V, V
= 0.8V, T = T
to T
, unless otherwise noted.)
MAX
IN_H
IN_L
A
MIN
MIN
TYP
(Note 2)
MAX
PARAMETER
LOGIC INPUT
SYMBOL
CONDITIONS
UNITS
Input Current with Input-
Voltage High
I
V
V
= 2.4V, all others = 0.8V
= 0.8V, all others = 2.4V
-0.1
0.001
0.001
+0.1
+0.1
µA
µA
IN_H
IN
_
_
Input Current with Input-
Voltage Low
I
-0.1
2.4
IN_L
IN
Input High Voltage
Input Low Voltage
DYNAMIC (Note 3)
V
1.5
1.4
V
V
IN_H
V
0.8
IN_L
T
= +25°C
35
15
65
90
28
30
A
A
A
A
Turn-On Time
t
V
V
= 3V, Figure 2
= 3V, Figure 2
ns
ns
ON
COM
_
_
T
T
T
= T
to T
MIN
MAX
MAX
= +25°C
= T to T
Turn-Off Time
t
OFF
COM
MIN
Signal = 0dBm, Figure 4,
50Ω in and out
On-Channel Bandwidth
Charge Injection
Off-Isolation (Note 7)
Crosstalk (Note 8)
BW
T
A
T
A
T
A
T
A
= +25°C
= +25°C
= +25°C
= +25°C
300
1
MHz
pC
dB
C = 1.0nF, V
= 0,
L
GEN
V
CTE
5
R
= 0, Figure 3
GEN
R = 50Ω, C = 5pF,
L
L
V
ISO
-60
-80
f = 1MHz, Figure 4
R = 50Ω, C = 5pF,
L
L
V
CT
dB
f = 1MHz, Figure 5
NO_ or NC_ Capacitance
COM_ Off-Capacitance
COM_ On-Capacitance
C
f = 1MHz, Figure 6
f = 1MHz, Figure 6
f = 1MHz, Figure 6
T
A
T
A
T
A
= +25°C
= +25°C
= +25°C
16
16
23
pF
pF
pF
(OFF)
C
COM(OFF)
C
COM(ON)
600Ω IN and OUT,
Total Harmonic
Distortion
THD
T
A
= +25°C
0.009
ꢀ
20Hz to 20kHz, 2V
P-P
SUPPLY
Power-Supply Range
2
12
+1
V
V
= 0 or V+,
IN
Supply Current
I+
-1
0.001
µA
all switches on or off
_______________________________________________________________________________________
3
Low-Voltage, Quad, SPST
CMOS Analog Switches
ELECTRICAL CHARACTERISTICS—Single +3V Supply
(V+ = +3V, V
= 2.4V, V
= 0.5V, T = T
A
to T , unless otherwise noted.)
MAX
IN_H
IN_L
MIN
MIN
TYP
(Note 2)
MAX
PARAMETER
SYMBOL
CONDITIONS
UNITS
ANALOG SWITCH
V
V
V
COM
_,
Analog Signal Range
(Note 3)
0
V+
V
Ω
Ω
NO
_,
NC
_
V+ = 2.7V,
I = 1mA,
COM
T
A
T
A
T
A
T
A
= +25°C
175
2
360
450
10
On-Resistance
R
ON
_
V
NO
= V
= 1V
= T
to T
MIN
NC
MAX
MAX
_
_
V+ = 2.7V,
I = 1mA,
COM
= +25°C
= T to T
On-Resistance Match
Between Channels (Note 4)
ΔR
ON
_
_
V
NO
= V
= 1V
20
NC
MIN
_
T
A
T
A
T
A
T
A
T
A
T
A
T
A
T
A
T
A
= +25°C
-0.1
-2
+0.1
+2
V+ = 3.6V,
NO_ or NC_ Off-Leakage
Current (Notes 3, 6)
V
V
0.5V
= 0.5V, 3V;
COM
_
I
= -40°C to + 85°C
= -40°C to + 125°C
=+25°C
nA
nA
nA
NO(OFF)
= V
= 3V,
NC
_
NO
_
-30
-0.1
-2
+30
+0.1
+2
V+ = 3.6V,
COM_ Off-Leakage Current
(Notes 3, 6)
V
V
0.5V
= 0.5V, 3V;
COM
_
I
= -40°C to + 85°C
= -40°C to + 125°C
= +25°C
COM(OFF)
= V
= 3V,
NC
_
NO
_
-30
-0.2
-4
+30
+0.2
+4
V+ = 3.6V,
0/MAX4612
COM_ On-Leakage Current
(Notes 3, 6)
V
V
= 0.5V, 3V;
COM
_
I
= -40°C to +85°C
= -40°C to +125°C
COM(ON)
= V
= 0.5V,
NC
_
NO
_
3V, or floating
-30
+30
LOGIC INPUTS
Input High Voltage
Input Low Voltage
DYNAMIC (Note 3)
V
2.4
1.0
1.0
V
V
IN_H
V
0.5
IN_L
T
A
T
A
T
A
T
A
T
A
= +25°C
50
30
100
120
140
47
V
= 1.5V,
COM
_
Turn-On Time
Turn-Off Time
t
= -40°C to +85°C
= -40°C to +125°C
= +25°C
ns
ns
ON
Figure 2
V
COM
= 1.5V,
_
t
OFF
Figure 2
= T
to T
60
MIN
MAX
4
_______________________________________________________________________________________
Low-Voltage, Quad, SPST
CMOS Analog Switches
0/MAX4612
ELECTRICAL CHARACTERISTICS—Single +12V Supply
(V+ = +12V, V
= 4V, V
= 0.8V, T = T
A
to T , unless otherwise noted.)
MAX
IN_H
IN_L
MIN
MIN
TYP
(Note 2)
MAX
PARAMETER
SYMBOL
CONDITIONS
UNITS
ANALOG SWITCH
V
V
V
COM
_,
Analog Signal Range
(Note 3)
0
V+
V
NO
_,
_,
NC
V+ = 12V,
T
T
= +25°C
30
45
60
A
On-Resistance
R
ON
I
= 2mA,
= V
Ω
COM
= T
to T
MAX
A
MIN
V
NO_
= 10V
NC
_
LOGIC INPUTS
Input High Voltage
Input Low Voltage
SUPPLY
V
4.0
-1
2.8
2.5
V
V
IN_H
V
0.8
+1
IN_L
Positive Supply Current
I+
V
IN_
= 0 or V+, all switches on or off
0.001
µA
Note 2: The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in
this data sheet.
Note 3: Guaranteed by design.
Note 4: ΔR
= R
(max) - R
(min).
ON
ON
ON
Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the
specified analog signal range.
Note 6: Leakage parameters are 100ꢀ tested at maximum-rated hot temperature and guaranteed by correlation at +25°C.
Note 7: Off-Isolation = 20log (V
/ V
NO_
), V = output, V
= input to off switch.
10 COM_
COM_
NO_
Note 8: Between any two switches.
_______________________________________________________________________________________
5
Low-Voltage, Quad, SPST
CMOS Analog Switches
__________________________________________Typical Operating Characteristics
(T = +25°C, unless otherwise noted.)
A
ON-RESISTANCE
ON-RESISTANCE vs. V
COM
ON-RESISTANCE vs. V
vs. V
AND TEMPERATURE
COM
COM
400
350
300
250
200
150
100
50
90
80
70
60
50
40
30
80
70
V+ = +5V
V+ = +2V
T
= +85°C
A
V+ = +5V
60
50
40
T
= +25°C
A
V+ = +3V
V+ = +9V
T
= -40°C
A
30
V+ = +5V
5
V+ = +12V
20
0
0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
(V)
0
2
4
6
8
10
12
0
1
2
3
4
6
V
V
(V)
V
COM
(V)
COM
COM
ON-LEAKAGE vs. TEMPERATURE
OFF-LEAKAGE vs. TEMPERATURE
SUPPLY CURRENT vs. TEMPERATURE
1000
100
100
10
1
V+ = +5V
V+ = +5V
V+ = +5V
V
COM_
= 0
V
= 0
COM_
V
NO_
OR V
= FLOATING
V
OR V
= +4.5V
NC_
NO_
NC_
10
1
10
1
0.1
0.01
0/MAX4612
0.1
0.01
0.001
0.1
-40 -20
0
20
40
60
80
100
-40 -20
0
20
40
60
80
100
-40 -20
0
20
40
60
80
100
TEMPERATURE (°C)
TEMPERATURE (°C)
TEMPERATURE (°C)
TOTAL HARMONIC DISTORTION PLUS NOISE
vs. FREQUENCY
FREQUENCY RESPONSE
CHARGE INJECTION vs. V
COM
MAX4610 toc07
0
180
144
108
72
1
6
LOSS
600Ω IN AND OUT
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
5
4
0.1
PHASE
36
V+ = +2V, 1Vp-p SIGNAL
3
0
V+ = +12V
2
-36
-72
-108
-144
-180
V+ = +3V, 1Vp-p SIGNAL
V+ = +5V, 2Vp-p SIGNAL
0.01
1
OFF-ISOLATION
0
V+ = +5V
6
0.001
-1
1k
10k
100k
1M
10M 100M 500M
10
100
1k
10k
100k
1M
0
2
4
8
10
12
FREQUENCY (Hz)
V
(V)
FREQUENCY (Hz)
COM_
6
_______________________________________________________________________________________
Low-Voltage, Quad, SPST
CMOS Analog Switches
0/MAX4612
Pin Description
PIN
NAME
FUNCTION
MAX4610
MAX4611
MAX4612
TSSOP/SO/ DIP QFN TSSOP/SO/DIP
QFN
TSSOP/SO/DIP QFN
1, 3,
8, 11
Analog Switch Normally Open
Terminals
1, 3, 8, 11
—
—
—
—
—
NO1–NO4
NC1–NC4
NO1, NO3
NC2, NC4
COM1–COM4
IN1–IN4
1, 3,
8, 11
Analog Switch Normally Closed
Terminals
—
—
1, 3, 8, 11
—
1, 8
Analog Switch Normally Open
Terminals
—
—
—
—
—
—
1, 8
3, 11
Analog Switch Normally Closed
Terminals
—
2, 4, 9, 10
13, 5, 6, 12
7
—
2, 4, 9, 10
13, 5, 6, 12
7
3, 11
2, 4,
9, 10
2, 4,
9, 10
2, 4,
9, 10
Analog Switch Common
Terminals
2, 4, 9, 10
13, 5, 6, 12
7
14, 5,
6, 13
14, 5,
6, 13
14, 5,
6, 13
Logic-Control Digital Input
Ground. Connect to digital
ground.
7
7
7
GND
No Connection. Not internally
connected.
—
12, 15
—
12, 15
—
12, 15
N.C.
Positive Analog and Digital-
Supply Voltage Input. Internally
connected to substrate.
14
—
16
—
14
—
16
—
14
—
16
—
V+
EP
Exposed Pad (QFN only).
Connect to V+.
Applications Information
POSITIVE SUPPLY
V+
Power-Supply Sequencing
and Overvoltage Protection
MAX4610
MAX4611
MAX4612
Do not exceed the absolute maximum ratings, because
stresses beyond the listed ratings may cause permanent
damage to the devices.
NO_
COM_
Proper power-supply sequencing is recommended for all
CMOS devices. Always apply V+ before applying analog
signals or logic inputs, especially if the analog or logic
signals are not current limited. If this sequencing is not
possible, and if the analog or logic inputs are not current
limited to 20mA, add a small-signal diode (D1) as shown
in Figure 1. If the analog signal can dip below GND, add
D2. Adding protection diodes reduces the analog signal
range to a diode drop (about 0.7V) below V+ (for D1),
and to a diode drop above ground (for D2). Leakage is
unaffected by adding the diodes. On-resistance increas-
es by a small amount at low supply voltages. Maximum
supply voltage (V+) must not exceed 13V.
V
g
Figure 1. Overvoltage Protection Using Two External Blocking
Diodes
significant when low supply voltages (+5V or less) are
used. With a +5V supply, TTL compatibility is not guar-
anteed when protection diodes are added. Driving IN1
and IN2 all the way to the supply rails (i.e., to a diode
drop higher than the V+ pin, or to a diode drop lower
than the GND pin) is always acceptable.
Adding protection diodes causes the logic thresholds to
be shifted relative to the power-supply rails. This can be
_______________________________________________________________________________________
7
Low-Voltage, Quad, SPST
CMOS Analog Switches
Protection diodes D1 and D2 also protect against some
overvoltage situations. With Figure 1’s circuit, if the sup-
ply voltage is below the absolute maximum rating, and
if a fault voltage up to the absolute maximum rating is
applied to an analog signal pin, no damage will result.
single-supply operation with some precautions. The
absolute maximum rating for V+ is +13.2V (referenced
to GND). When operating near this region, bypass V+
with a minimum 0.1µF capacitor to ground as close to
the IC as possible.
Caution: The absolute maximum V+ to V- differential
voltage is 13.0V. Typical 6V or 12V supplies with
10ꢀ tolerances can be as high as 13.2V. This volt-
age can damage the MAX4610/MAX4611/MAX4612.
Even 5ꢀ tolerance supplies may have overshoot or
noise spikes that exceed 13.0V.
Operating Considerations for
High-Voltage Supply
The MAX4610/MAX4611/MAX4612 are pin-compatible
with the industry-standard 74HC4066 and the
MAX4066, and are optimized for +5V single-supply
operation. The MAX4610 family is capable of +12V
______________________________________________Test Circuits/Timing Diagrams
V+
MAX4610
MAX4611
MAX4612
t
t
< 20ns
< 20ns
R
F
SWITCH
OUTPUT
V
INH
0V
V+
LOGIC
INPUT
COM_
NO_, NC_
50%
50%
V
_
COM
V
OUT
SWITCH
INPUT
R
C
L
35pF
L
300Ω
t
OFF
IN_
GND
V
OUT
LOGIC
INPUT
0.9 · V
0.9 · V
0UT
OUT
SWITCH
OUTPUT
0V
t
ON
0/MAX4612
C INCLUDES FIXTURE AND STRAY CAPACITANCE.
L
R
L
V
= V
COM
OUT
(
)
R + R
L
ON
Figure 2. Switching Time
MAX4610
MAX4611
MAX4612
V+
V+
ΔV
OUT
V
OUT
R
GEN
COM_
GND
NO_, NC_
V
OUT
C
L
V
GEN
IN_
V
ON
OFF
OFF
IN
Q = (ΔV )(C )
OUT
L
IN
Figure 3. Charge Injection
_______________________________________________________________________________________
8
Low-Voltage, Quad, SPST
CMOS Analog Switches
0/MAX4612
Test Circuits/Timing Diagrams (continued)
MAX4610
MAX4611
MAX4612
MAX4610
MAX4611
MAX4612
V+
V+
V+
V+
10nF
10nF
SIGNAL
GENERATOR 0dBm
SIGNAL
GENERATOR 0dBm
50Ω
COM_
NO1
IN2
COM1
V
OR
IN_L
V
IN1
IN_H
IN_
V
INL
OR
V
OR
INL
V
V
INH
INH
ANALYZER
NO_, NC_
GND
COM2
NO2
ANALYZER
GND
R
L
R
L
Figure 4. Off-Isolation/On-Channel Bandwidth
Figure 5. Crosstalk
Ordering Information (continued)
PART
TEMP RANGE
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +125°C
-40°C to +125°C
PIN-PACKAGE
MAX4610
MAX4611
MAX4612
V+
10nF
MAX4611CUD+
MAX4611CSD+
MAX4611CPD+
MAX4611C/D+
MAX4611EGE+
MAX4611EUD+
MAX4611ESD+
MAX4611EPD+
MAX4611AUD+
MAX4611ASD+
MAX4612CUD+
MAX4612CSD+
MAX4612CPD+
MAX4612C/D+
MAX4612EUD+
MAX4612ESD+
MAX4612EGE+
MAX4612EPD+
MAX4612AUD+
MAX4612ASD+
14 TSSOP
14 Narrow SO
14 Plastic DIP
Dice*
V+
COM_
16 QFN-EP**
14 TSSOP
IN_
V
OR
INL
CAPACITANCE
METER
V
INH
14 Narrow SO
14 Plastic DIP
14 TSSOP
NO_, NC_
GND
f = 1MHz
14 Narrow SO
14 TSSOP
14 Narrow SO
14 Plastic DIP
Dice*
Figure 6. Channel Off/On-Capacitance
14 TSSOP
14 Narrow SO
16 QFN-EP**
14 Plastic DIP
14 TSSOP
14 Narrow SO
*Contact factory for dice specifications.
**EP = Exposed pad.
+Denotes a lead(Pb)-free/RoHS-compliant package.
_______________________________________________________________________________________
9
Low-Voltage, Quad, SPST
CMOS Analog Switches
Pin Configurations/Truth Tables (continued)
V+
16
IN4
13
N.C.
15
IN1
14
+
MAX4611
TOP VIEW
+
1
2
3
4
5
6
7
14
13
NC1
COM1
NC2
V+
NC1
COM1
NC2
N.C.
1
2
3
4
12
11
10
9
EP**
IN1
12 IN4
NC4
INPUT
SWITCH STATE
COM2
IN2
11 NC4
10 COM4
MAX4611
COM4
COM3
LOW
HIGH
ON
OFF
IN3
COM3
NC3
9
8
COM2
GND
5
6
7
8
TSSOP/SO/DIP
IN2
NC3
IN3
GND
QFN
**EP = EXPOSED PAD, CONNECT EP TO V+
V+
16
N.C.
15
IN4
IN1
14
+
13
MAX4612
TOP VIEW
+
1
2
3
4
5
6
7
14
13
NO1
V+
NO1
COM1
NC2
N.C.
EP**
1
12
11
10
9
COM1
NO2
COM2
IN2
IN1
NC4
2
3
4
0/MAX4612
12 IN4
INPUT
LOW
NO1, NO2
NC3, NC4
ON
11 NC4
OFF
ON
MAX4612
COM4
COM3
HIGH
OFF
10 COM4
IN3
COM3
NC3
9
8
COM2
GND
5
6
7
8
TSSOP/SO/DIP
IN2
NO3
IN3
GND
QFN
**EP = EXPOSED PAD, CONNECT EP TO V+
Package Information
For the latest package outline information, go to www.maxim-ic.com/packages.
PACKAGE TYPE
14 TSSOP
PACKAGE CODE
U14+1
DOCUMENT NO.
21-0066
14 Narrow SO
14 PDIP
S14+2
21-0041
P14+6
21-0043
16 QFN
G1644-1
21-0091
10 ______________________________________________________________________________________
Low-Voltage, Quad, SPST
CMOS Analog Switches
Revision History
REVISION
NUMBER
REVISION
DATE
PAGES
DESCRIPTION
CHANGED
0
6
1/99
5/09
-—
—
Added lead-free packaging and added changes to EC table
1-4, 7, 9-13
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 11
© 2009 Maxim Integrated Products
Maxim is a registered trademark of Maxim Integrated Products, Inc.
相关型号：
©2020 ICPDF网 联系我们和版权申明