MAX4948EBE+ [MAXIM]
SPDT,;型号: | MAX4948EBE+ |
厂家: | MAXIM INTEGRATED PRODUCTS |
描述: | SPDT, 光电二极管 |
文件: | 总13页 (文件大小:213K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
EVALUATION KIT AVAILABLE
MAX4947/MAX4948
Hex SPDT Data Switch
General Description
Benefits and Features
The MAX4947/MAX4948 analog switches operate from a
single +1.8V to +5.5V supply. These switches feature a
low 30pF (typ) capacitance for high-speed data switch-
ing applications.
o Multiplex SDIO or Memory Stick Interfaces
o Ideal for High Speed Switching Applications
Low On-Resistance 4Ω (typ)
Low-Capacitance Switches, 30pF (typ)
The MAX4947 is a triple double-pole/double-throw (DPDT)
switch, and the MAX4748 is a hex single-pole/double-
throw (SPDT) switch with one control logic input. The
MAX4947 has three logic inputs to control the switches in
pairs. The MAX4948 has one logic input and an enable
input (EN) to disable the switches.
o Minimize Switching Footprint through High Integration
MAX4947 triple double-pole/double-throw
(DPDT) switch
MAX4748 hex single-pole/double-throw (SPDT)
switch
The MAX4947/MAX4948 are available in small 24-pin
(4mm x 4mm) TQFN and 25-bump (2.5mm x 2.5mm)
chip-scale packages (UCSP™).
One control logic input
Small 25-Bump UCSP™ (2.5mm x 2.5mm) or 24-
TQFN (4mm x 4mm)
Applications
Cell Phones
PDAs
o Wide Supply Capability
1.8V to 5.5V Supply Voltage Range
Rail-to-Rail Signal Handling
USB Signal Switching
UART Signal Switching
SDIO/Memory Stick
Ordering Information and Typical Operating Circuit appears at
end of data sheet.
UCSP is a trademark of Maxim Integrated Products, Inc.
Functional Diagram
V
CC
V
CC
CB12
NO1
CB
NO1
S1
S2
S1
S2
COM1
COM2
COM1
COM2
NC1
NO2
NC2
NC1
NO2
NC2
CB34
NO3
NO3
NC3
NO4
NC4
S3
S4
S3
S4
COM3
COM4
COM3
COM4
NC3
NO4
NC4
CB56
NO5
NO5
NC5
NO6
NC6
S5
S6
S5
S6
COM5
COM6
COM5
NC5
NO6
NC6
COM6
EN
MAX4948
MAX4947
GND
GND
For pricing, delivery, and ordering information, please contact Maxim Direct
at 1-888-629-4642, or visit Maxim’s website at www.maximintegrated.com.
19-0673; Rev 2; 12/14
MAX4947/MAX4948
Hex SPDT Data Switch
ABSOLUTE MAXIMUM RATINGS
CC
All other pins to GND (Note 1)......................-0.3V to V
Continuous Current
NO_, NC_, COM_ ....................................................... 100mA
Peak Current NO_, NC_, COM_
V
to GND...........................................................-0.3V to +6.0V
Operating Temperature Range ...........................-40°C to +85°C
Junction Temperature ........................................................150°C
Storage Temperature Range.............................-65°C to +150°C
Bump Temperature (soldering)
Infrared (15s) ...............................................................+220°C
Vapor Phase (60s) ...........................................................+215°C
Lead Temperature (soldering).........................................+300°C
Soldering Temperature (reflow) .......................................+260°C
+ 0.3V
CC
(pulsed at 1ms, 50% Duty Cycle)................................ 200mA
(pulsed at 1ms, 10% Duty Cycle)................................ 300mA
Continuous Power Dissipation (T = +70°C)
A
25-Bump UCSP (derate 12.2mW/°C above +70°C) ....976mW
24-Pin TQFN (derate 20.8mW/°C above +70°C) .......1667mW
Note 1: Signals on CB_, NO_, NC_, COM_, EN exceeding V
or GND are clamped by internal diodes. Limit forward-diode current
CC
to maximum current rating.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(V
= +2.7V to +5.5V, T = -40°C to +85°C, unless otherwise noted. Typical values are at V
= +3V, T = +25°C.) (Notes 2, 3)
CC
A
CC
A
PARAMETER
SYMBOL
CONDITIONS
T
MIN
TYP
MAX
UNITS
A
POWER SUPPLY
T
T
to
MIN
Power-Supply Range
V
1.8
5.5
V
CC
MAX
V
V
V
= 5.5V, V _ = 0V or V
CC
1.0
5
CC
CC
CC
CB
T
T
to
to
MIN
Power-Supply Current
ANALOG SWITCH
Analog Signal Range
I
= 2.7V, V _ = 1.6V or 0.5V
µA
CC
CB
MAX
= 5.5V, V _ = 1.6V or 0.5V
10
CB
V
_, V _,
T
T
NO
V
NC
MIN
0
V
V
Ω
CC
_,
COM
MAX
+25°C
4.0
0.3
0.5
5.5
6.5
0.5
0.6
1
V
V
= 2.7V, I _ = 10mA;
COM
CC
NC
On-Resistance (Note 4)
R
ON
T
T
to
MIN
_ or V _ = 0 or V
NO
CC
MAX
+25°C
On-Resistance Match Between
Channels (Notes 4, 5)
V
V
= 2.7V, I _ = 10mA;
COM
CC
NO
ΔR
Ω
ON
T
T
to
MIN
_ or V _ = 0 or V
NC
CC
MAX
+25°C
On-Resistance Flatness
(Notes 4, 6)
V
V
= 2.7V, I _ = 10mA;
COM
CC
NC
R
FLAT
Ω
T
T
to
MIN
_ or V _ = 0 or V
NO
CC
1.2
+3
MAX
+25°C
-3
-10
-6
NO_ or NC_ Off-Leakage
Current
I
_
or
V
V
= 3.6V; V
_ = 3.6V, 0;
COM
NO (OFF)
CC
NO
nA
nA
T
T
to
MIN
I
_
_ or V _ = 0, 3.6V
NC
NC (OFF)
+10
+6
MAX
+25°C
V
V
= 3.6V; V
_ = 3.6V, 0;
COM
CC
NO
COM_ On-Leakage Current
I
_
_ or V _ = 3.6V, 0 or
NO (ON)
NC
T
T
to
MIN
-10
+10
unconnected
MAX
2
Maxim Integrated
MAX4947/MAX4948
Hex SPDT Data Switch
ELECTRICAL CHARACTERISTICS (continued)
(V
= +2.7V to +5.5V, T = -40°C to +85°C, unless otherwise noted. Typical values are at V
= +3V, T = +25°C.) (Notes 2, 3)
CC
A
CC
A
PARAMETER
SYMBOL
CONDITIONS
T
MIN
TYP
MAX
UNITS
A
+25°C
-6
+6
V
V
V
= 3.6V (MAX4948);
CC
COM_ Off-Leakage Current
I
_
_ = 3.3V, 0.3V;
COM
nA
COM (OFF)
T
T
to
MIN
-10
+10
_ or V _ = 0, 3V, 3.3V
NO
NC
MAX
DYNAMIC
+25°C
400
300
100
800
800
800
800
V
= 2.7V; V _ or V _= 1.5V;
NO NC
CC
Turn-On Time
t
R = 50Ω;
C = 35pF, Figure 1
ns
ns
ns
ON
L
T
T
to
MIN
L
MAX
+25°C
V
= 2.7V; V _ or V _= 1.5V;
NO NC
CC
Turn-Off Time
t
R = 50Ω;
C = 35pF, Figure 1
OFF
L
T
T
to
MIN
L
MAX
+25°C
V
= 2.7V; V _ or V _= 1.5V;
NO NC
CC
Break-Before-Make
t
BBM
R = 50Ω; C = 35pF, Figure 2
(Note 7)
L
L
T
T
to
to
MIN
2
MAX
HIGH-SPEED TIMING CHARACTERISTICS (rising time = 20ns)
V
= 2.7V; R = 39Ω; C = 50pF,
T
T
CC
S
L
MIN
Skew
t
0.2
10
ns
pC
SKEW
Q
Figure 3
MAX
V
= 0, R
= 0, C = 1nF ,
L
GEN
GEN
Charge Injection
-3dB Bandwidth
+25°C
+25°C
Figure 4
Signal = 0dBm, C = 5pF,
L
BW
300
MHz
R = 50Ω, Figure 5
L
C = 5pF; R = 50Ω;
L
L
Off-Isolation
V
V
_ = 1V , f = 1MHz,
+25°C
-70
dB
ISO
COM
P-P
Figure 5 (Note 8)
C = 5pF; R = 50Ω; f = 1MHz,
L
L
Crosstalk
V
+25°C
+25°C
-90
15
dB
pF
CT
V
_ = 1V , Figure 5 (Note 9)
COM P-P
C
C
_
NC_ = NO_ = 0V, f = 1MHz
Figure 6
NC (OFF)
NC_ or NO_ Off-Capacitance
COM_ Off-Capacitance
_
NO (OFF)
V
= GND, f = 1MHz
COM
C
+25°C
+25°C
25
30
pF
pF
COM_(OFF)
(MAX4948), Figure 6
COM_ On-Capacitance
C
_
COM_ = 0V, f = 1MHz, Figure 6
COM (ON)
DIGITAL I/O (EN, CB_)
T
T
to
to
to
MIN
Input-Logic High
V
1.6
V
V
IH
MAX
T
T
MIN
Input-Logic Low
V
0.5
1
IL
MAX
T
T
MIN
Input Leakage Current
I
V
= 0 or V
CC
µA
CB
CB_
MAX
Maxim Integrated
3
MAX4947/MAX4948
Hex SPDT Data Switch
ELECTRICAL CHARACTERISTICS (continued)
(V
= +2.7V to +5.5V, T = -40°C to +85°C, unless otherwise noted. Typical values are at V
= +3V, T = +25°C.) (Notes 2, 3)
CC
A
CC
A
Note 2: The algebraic convention is used. The most negative value is shown in the minimum column.
Note 3: UCSP parts are 100% tested at T = +25°C. Limits across the full temperature range are guaranteed by correlation and
A
design. TQFN parts are guaranteed by correlation and design at T = --40°C.
A
Note 4: R
Note 5: ΔR
and ΔR
matching specifications are guaranteed by design.
ON
ON
= R
- R
.
ON
ON(MAX)
ON(MIN)
Note 6: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the
specified analog signal ranges.
Note 7: Guaranteed by design, not production tested.
Note 8: Off-Isolation = 20log [V
/ (V
or V
)], V
= output, V
or V
= input to off switch.
NC_
10 COM_
NO_
NC_
COM_
NO_
Note 9: Between any two switches.
Typical Operating Characteristics
(V
= 3V, T = +25°C, unless otherwise noted.)
A
CC
ON-RESISTANCE
ON-RESISTANCE
vs. V TEMPERATURE
vs. V
AND TEMPERATURE
ON-RESISTANCE vs. V
COM
COM
COM
5
4
3
2
1
0
7
40
V
= 5V
CC
V
= 3V
CC
V
= 1.8V
CC
V
35
30
25
20
15
10
5
T
= +85°C
6
5
4
3
2
1
0
T
= +25°C
A
A
T
= +25°C
A
T
= +85°C
A
= 2.0V
CC
V
= 2.3V
CC
T
= -40°C
A
V
= 2.7V
CC
T
= -40°C
A
V
= 3.0V
3
CC
V
= 5.0V
CC
4
0
0
1
2
3
4
5
0
0.5
1.0
1.5
2.0
2.5
3.0
0
1
2
5
V
(V)
V
(V)
V
(V)
COM
COM
COM
NO/NC OFF-LEAKAGE CURRENT
vs. TEMPERATURE
COM ON-LEAKAGE CURRENT
vs. TEMPERATURE
COM OFF-LEAKAGE CURRENT
vs. TEMPERATURE (MAX4748)
10
1
10
1
10
1
V
= 3V/5V
CC
V
= 3V/5V
V
= 3V/5V
CC
CC
0.1
0.01
0.1
0.1
V
= 5V
CC
0.01
0.001
0.0001
0.01
0.001
0.0001
V
= 5V
CC
V
= 5V
CC
V
= 3V
CC
35
V
= 3V
V
= 3V
35
CC
CC
0.001
0.0001
-40
-15
10
35
60
85
-40
-15
10
60
85
-40
-15
10
60
85
TEMPERATURE (°C)
TEMPERATURE (°C)
TEMPERATURE (°C)
4
Maxim Integrated
MAX4947/MAX4948
Hex SPDT Data Switch
Operating Characteristics (continued)
(V
= +3V, T = +25°C, unless otherwise noted.)
A
CC
SUPPLY CURRENT vs. TEMPERATURE
CHARGE INJECTION vs. V
SUPPLY CURRENT vs. SUPPLY VOLTAGE
COM
100
10
1
25
20
15
10
5
15
14
13
12
11
10
9
8
7
6
5
C = 1nF
L
V+ = 5V
V
= 5V
CC
V+ = 3V
V
= 3V
CC
4
3
2
1
0
0.1
0
-40
-15
10
35
60
85
0
1
2
3
(V)
4
5
1
2
3
4
5
6
TEMPERATURE (°C)
V
SUPPLY VOLTAGE (V)
COM
TURN-ON/-OFF TIME
vs. SUPPLY VOLTAGE
LOGIC THRESHOLD vs. SUPPLY VOLTAGE
TURN-ON/-OFF TIMES vs. TEMPERATURE
1000
900
800
700
600
500
400
300
200
100
0
2.0
1.6
1.2
0.8
0.4
0
450
400
350
300
250
200
150
100
50
t
, V+ = 3V
ON
t
, V+ = 3V
OFF
V
IH
V
IL
t
OFF
t
ON
t
, V+ = 5V
ON
t
, V+ = 5V
-15
OFF
0
1.5
2.5
3.5
4.5
5.5
1.5
2.5
3.5
4.5
5.5
-40
10
35
60
85
SUPPLY VOLTAGE (V)
SUPPLY VOLTAGE (V)
TEMPERATURE (°C)
TOTAL HARMONIC DISTORTION
PLUS NOISE vs. FREQUENCY
FREQUENCY RESPONSE
SUPPLY CURRENT vs. LOGIC VOLTAGE
20
0
1
7
V
= 5.5V
R = 600Ω
CC
ON-LOSS
L
6
5
4
3
2
1
0
-20
-40
-60
-80
-100
-120
-140
0.1
OFF-ISOLATION
CROSSTALK
0.01
0.0001
0.01
1
100
0.01
0.1
1
10
100
0 0.5 1.0
1.6 2.0
3.0
4.0
5.0
6.0
FREQUENCY (MHz)
FREQUENCY (kHz)
LOGIC VOLTAGE (V)
Maxim Integrated
5
MAX4947/MAX4948
Hex SPDT Data Switch
Pin Description
PIN
NAME
FUNCTION
MAX4947
MAX4948
TQFN
UCSP
D2
TQFN
UCSP
D2
1
2
3
4
5
1
2
NC6
NO5
Analog Switch 6. Normally Closed Terminal 6.
Analog Switch 5. Normally Open Terminal 5.
Analog Switch 5. Common Terminal 5.
D1
D1
C1
3
C1
COM5
NC5
C2
4
C2
Analog Switch 5. Normally Closed Terminal 5.
Digital Control Input for Analog Switches 5 and 6
B1
—
—
CB56
A1, C3,
D3
A1, C3,
D3
6, 21
6, 21
GND
Ground
7
B2
A2
B3
A3
A4
B4
A5
B5
C4
C5
D5
D4
E5
E4
E3
E2
E1
7
B2
A2
B3
A3
A4
B4
—
COM4
NO4
Analog Switch 4. Common Terminal 4.
8
8
Analog Switch 4. Normally Open Terminal 4.
Analog Switch 4. Normally Closed Terminal 4.
Analog Switch 3. Normally Open Terminal 3.
Analog Switch 3. Common Terminal 3.
9
9
NC4
10
11
12
13
14
15
16
17
18
19
20
22
23
24
10
11
12
—
—
15
16
17
18
19
20
22
23
24
NO3
COM3
NC3
Analog Switch 3. Normally Closed Terminal 3.
Digital Control Input for Analog Switches 3 and 4
Digital Control Input for Analog Switches 1 and 2
Analog Switch 2. Normally Closed Terminal 2.
Analog Switch 2. Common Terminal 2.
CB34
CB12
NC2
—
C4
C5
D5
D4
E5
E4
E3
E2
E1
COM2
NO2
Analog Switch 2. Normally Open Terminal 2.
Analog Switch 1. Normally Closed Terminal 1.
Analog Switch 1. Normally Open Terminal 1.
Analog Switch 1. Common Terminal 2.
NC1
NO1
COM1
V
Positive Supply Voltage
CC
COM6
NO6
Analog Switch 6. Common Terminal 6.
Analog Switch 6. Normally Open Terminal 6.
Enable-Logic In. Drive EN high to set all switches into high-
impedance mode.
—
—
—
—
5
B1
A5
EN
13
N.C.
No Connection. Leave N.C. unconnected.
Digital Control Input for Analog Switches 1–6. Drive CB low to
connect COM_ to NC_ for all six switches. Drive CB high to connect
COM_ to NO_ for all six switches. CB is valid only when EN is driven
low. If EN is driven high then all switches are high impedance.
—
—
—
14
EP
B5
—
CB
EP
EP
Exposed Pad. Connect exposed pad to ground.
6
Maxim Integrated
MAX4947/MAX4948
Hex SPDT Data Switch
Pin Configurations/Truth Tables
TOP VIEW
(BUMPS SIDE DOWN) MAX4947
1
2
3
4
5
+
COM3
GND
NO4
NO3
CB34
A
B
18
17
16
15
14
13
12
11
10
9
NO1 19
COM1 20
GND 21
NC3
NC3
NC2
CB56
COM5
NO5
COM4
NC5
NC4
GND
GND
CB12
COM2
NO2
COM3
NO3
MAX4947
C
D
E
V
22
NC4
CC
NC1
NC6
COM6 23
8
NO4
+
*EP
24
7
COM4
NO6
COM1
NO1
NO6
COM6
V
CC
1
2
3
4
5
6
UCSP 2.5mm x 2.5mm
TQFN 4mm x 4mm
*EXPOSED PADDLE CONNECT TO GROUND
TOP VIEW
(BUMPS SIDE DOWN) MAX4948
1
2
3
4
5
+
COM3
GND
NO4
NO3
N.C.
A
B
18
17
16
15
14
13
12
11
10
9
NO1 19
NC3
NC3
NC2
EN
COM5
NO5
COM4
NC5
NC4
GND
GND
CB
COM2
NO2
COM3
NO3
COM1 20
GND 21
MAX4948
C
D
E
V
22
COM6 23
24
NC4
CC
NC1
NC6
8
NO4
+
*EP
7
COM4
NO6
COM1
NO1
NO6
COM6
V
CC
1
2
3
4
5
6
UCSP 2.5mm x 2.5mm
TQFN 4mm x 4mm
*EXPOSED PADDLE-CONNECT TO GROUND
MAX4947
NO1/NO2
CB12
MAX4948
NC1/INC2
ON
0
OFF
ON
NC_
ON
EN
CB
LOW
HIGH
X
NO_
OFF
ON
1
OFF
LOW
LOW
CB34
NO3/NO4 NC3/NC4
OFF
OFF
0
1
OFF
ON
ON
HIGH
OFF
OFF
CB56
NO5/NO6 NC5/NC6
0
1
OFF
ON
ON
OFF
Maxim Integrated
7
MAX4947/MAX4948
Hex SPDT Data Switch
Analog Signal Levels
The on-resistance of the MAX4947/MAX4948 is very low
and stable as the analog input signals are swept
Detailed Description
The MAX4947 triple DPDT and the MAX4948 hex SPDT
analog switches operate from a single +1.8V to
+5.5V supply. These devices are fully specified for +3V
applications.
from ground to V
(see the Typical Operating
CC
Characteristics). These switches are bidirectional, allow-
ing NO_, NC_, and COM_ to be configured as either
inputs or outputs.
The MAX4947/MAX4948 have a guaranteed 4Ω (typ) on-
resistance and a low 30pF (typ) capacitance that makes
the switch ideal for data switching applications. The
MAX4947 has three logic inputs to control two switches in
pairs and the MAX4948 has one logic control input and
an enable input (EN) to disable the switches.
Power-Supply Biasing
Power-supply bypassing improves noise margin and
prevents switching noise to propagate from V
supply
CC
to other components. A 0.1µF capacitor connected
from V+ to GND is adequate for most applications.
Applications Information
Power-Supply Sequencing
CMOS devices require proper power-supply sequencing.
Digital Control Inputs
The MAX4947/MAX4948 provide a digital control logic
input, CB_. CB_ controls the position of the switches as
shown in the Pin Configurations/Truth Tables. Driving
CB_ rail-to-rail minimizes power consumption.
Always apply V
before the analog signals, especially
CC
if the input signal is not current limited.
UCSP Applications Information
For the latest application details on UCSP construction,
dimensions, tape carrier information, printed circuit
board techniques, bump-pad layout, and recommend-
ed reflow temperature profile, as well as the latest infor-
mation on reliability testing results, go to the Maxim
website at www.maxim-ic.com/ucsp for the Application
Note: UCSP-A Wafer-Level Chip-Scale Package.
The MAX4948 features an EN input to turn all switches
on or off. When EN is driven high, CB is disabled, and
the analog inputs enter a high-impedance state. Drive
EN low to turn the switches on and enable CB.
Timing Circuits/Timing Diagrams
MAX4947/
MAX4948
V
V
CC
t < 5ns
r
V
CC
t < 5ns
f
LOGIC
INPUT
50%
50%
CC
0V
NO_
COM_
V
N_
V
OUT
OR NC_
t
OFF
R
C
L
L
CB_
GND
V
OUT
0.9 x V
0.9 x V
OUT
0UT
LOGIC
INPUT
SWITCH
OUTPUT
0V
C INCLUDES FIXTURE AND STRAY CAPACITANCE.
L
IN DEPENDS ON SWITCH CONFIGURATION;
INPUT POLARITY DETERMINED BY SENSE OF SWITCH.
R
L
V
= V
N_
OUT
(
)
ON
R + R
L
Figure 1. Switching Time
8
Maxim Integrated
MAX4947/MAX4948
Hex SPDT Data Switch
Timing Circuits/Timing Diagrams (continued)
MAX4947/
MAX4948
V
CC
V
CC
LOGIC
INPUT
50%
V
CC
0V
NC_
NO_
V
V
N_
OUT
COM_
R
C
L
L
CB_
LOGIC
INPUT
GND
0.9 x V
OUT
V
OUT
t
BBM
C INCLUDES FIXTURE AND STRAY CAPACITANCE.
L
Figure 2. Break-Before-Make-Interval
t
ri
90%
50%
B+
10%
A+
INPUT A+
INPUT A-
TxD+
t
skew_i
R
C
L
s
•
•
•
•
•
•
•
90%
50%
10%
90%
t
fi
t
ro
50%
B-
10%
90%
A-
OUTPUT B+
OUTPUT B-
TxD-
t
skew_o
C
L
R
s
R = 39Ω
s
C = 50pF
L
50%
fo
10%
t
|t t | DELAY DUE TO SWITCH FOR RISING INPUT AND RISING OUTPUT SIGNALS.
ro - ri
|t t | DELAY DUE TO SWITCH FOR FALLING INPUT AND FALLING OUTPUT SIGNALS.
fo - fi
|t
| CHANGE IN SKEW THROUGH THE SWITCH FOR OUTPUT SIGNALS.
skew_o
|t
|
CHANGE IN SKEW THROUGH THE SWITCH FOR INPUT SIGNALS.
skew_i
Figure 3. Input/Output Skew Timing Diagram
Maxim Integrated
9
MAX4947/MAX4948
Hex SPDT Data Switch
Timing Circuits/Timing Diagrams (continued)
V
V
CC
CC
ΔV
OUT
MAX4947/
MAX4948
V
OUT
R
GEN
COM_
NC_
V
OUT
CB_
CB_
OR NO_
OFF
OFF
OFF
OFF
C
L
ON
ON
V
GEN
GND
CB_
V
TO V
IL
IH
Q = (ΔV )(C )
OUT
L
LOGIC INPUT WAVEFORMS INVERTED FOR SWITCHES
THAT HAVE THE OPPOSITE LOGIC SENSE.
Figure 4. Charge Injection
+5V
10nF
V
V
OUT
OFF-ISOLATION = 20log
ON-LOSS = 20log
V
CB_.>
NETWORK
ANALYZER
50Ω
50Ω
OUT
V
CC
V
V
0V OR V+
CB_
OUT
CB_
V
CB_.>
COM1
NO1*
MAX4947/
MAX4948
V
OUT
CROSSTALK = 20log
NC1
V
CB_.>
MEAS
REF
50Ω
GND
50Ω
50Ω
*FOR CROSSTALK THIS PIN IS NO2.
NC2 AND COM2 ARE OPEN.
MEASUREMENTS ARE STANDARDIZED AGAINST SHORTS AT IC TERMINALS.
OFF-ISOLATION IS MEASURED BETWEEN COM_ AND OFF NO_ OR NC_ TERMINAL ON EACH SWITCH.
ON-LOSS IS MEASURED BETWEEN COM_ AND ON NO_ OR NC_ TERMINAL ON EACH SWITCH.
CROSSTALK IS MEASURED FROM ONE CHANNEL TO THE OTHER CHANNEL.
SIGNAL DIRECTION THROUGH SWITCH IS REVERSED; WORST VALUES ARE RECORDED.
Figure 5. On-Loss, Off-Isolation, and Crosstalk
V
CC
10nF
V
CC
COM_
MAX4947/
MAX4948
CB_
V
OR V
IH
IL
CAPACITANCE
METER
NC_ or
NO_
f = 1MHz
GND
Figure 6. On-Loss, Off-Isolation, and Crosstalk
10
Maxim Integrated
MAX4947/MAX4948
Hex SPDT Data Switch
Typical Operating Circuit
V
CC
CB
EN
LOGIC
CLK
NO1
COM1
S1
S2
NC1
NO2
CMD
COM2
NC2
NO3
DAT0
DAT1
COM3
COM4
S3
S4
NC3
NO4
SD I/O 1
SD
HOST
NC4
NO5
DAT2
COM5
COM6
S5
S6
NC5
NO6
DAT3
CLK
NC6
MAX4948
CMD
GND
DAT0
DAT1
SD I/O 2
DAT2
DAT3
Maxim Integrated
11
MAX4947/MAX4948
Hex SPDT Data Switch
Package Information
Chip Information
For the latest package outline information and land patterns (foot-
prints), go to www.maximintegrated.com/packages. Note that a
“+”, “#”, or “-” in the package code indicates RoHS status only.
Package drawings may show a different suffix character, but the
drawing pertains to the package regardless of RoHS status.
PROCESS: CMOS
Ordering Information
LAND
PATTERN NO.
PACKAGE
TYPE
PACKAGE
CODE
OUTLINE NO.
PART
TEMP RANGE
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
PIN-PACKAGE
25 UCSP-25
24 TQFN-EP
25 UCSP-25
24 TQFN-EP
Refer to
Application
Note 1891
MAX4947ERA+*
MAX4947ETG+
MAX4948ERA+
MAX4948ETG+
25 UCSP
R252A2+1
T2444+4
21-0466
21-0139
90-0022
24 TQFN-EP
* Future product—contact factory for availability.
+ Denotes lead-free package.
EP = Exposed paddle.
12
Maxim Integrated
MAX4947/MAX4948
Hex SPDT Data Switch
Revision History
REVISION REVISION
PAGES
CHANGED
DESCRIPTION
NUMBER
DATE
0
1
2
11/06
1/07
Initial release
—
1
Updated Ordering Information table
12/14
1, 2, 4, 12
Future product asterisk removed, product name updated to MAX4948ERA+
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent
licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and
max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000 ________________________________ 13
© 2014 Maxim Integrated Products, Inc.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.
相关型号:
MAX4948ETG+
SPDT, 6 Func, 6 Channel, CMOS, 4 X 4 MM, 0.80 MM HEIGHT, LEAD FREE, MO-220WGGD-1, TQFN-24
MAXIM
MAX4948ETG+T
SPDT, 6 Func, 6 Channel, CMOS, 4 X 4 MM, 0.80 MM HEIGHT, ROHS COMPLIANT, MO-220WGGD-1, TQFN-24
MAXIM
MAX4949ELA+
Buffer/Inverter Based Peripheral Driver, BICMOS, PDSO8, 2 X 2 MM, ROHS COMPLIANT, UDFN-8
MAXIM
MAX4949ELA+T
Buffer/Inverter Based Peripheral Driver, BICMOS, PDSO8, 2 X 2 MM, ROHS COMPLIANT, UDFN-8
MAXIM
©2020 ICPDF网 联系我们和版权申明