SY100EL14VZCTR [MICREL]

5V/3.3V 1:5 CLOCK DISTRIBUTION; 5V / 3.3V 1 ： 5时钟分配


型号：	SY100EL14VZCTR
厂家：	MICREL SEMICONDUCTOR
描述：	5V/3.3V 1:5 CLOCK DISTRIBUTION 5V / 3.3V 1 ： 5时钟分配逻辑集成电路光电二极管驱动时钟
文件：	总4页 (文件大小：70K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

5V/3.3V 1:5 CLOCK

DISTRIBUTION

ClockWorks™

SY100EL14V

FEATURES

DESCRIPTION

The SY100EL14V is a low skew 1:5 clock distribution

chip designed explicitly for low skew clock distribution

applications. The device can be driven by either a

differential or single-ended ECL or, if positive power

supplies are used, PECL input signal. The EL14V is

suitable for operation in systems operating from 3.3V to

5.0V supplies. If a single-ended input is to be used the

VBB output should be connected to the CLK input and

bypassed to ground via a 0.01µF capacitor. The VBB

output is designed to act as the switching reference for

the input of the EL14V under single-ended input

conditions, as a result this pin can only source/sink up to

0.5mA of current.

■ 3.3V and 5V power supply options

■ Typical 30ps output-to-output skew

■ Max. 50ps output-to-output skew

■ Synchronous enable/disable

■ Multiplexed clock input

■ 75KΩ internal input pull-down resistors

■ Available in 20-pin SOIC package

The EL14V features a multiplexed clock input to allow

for the distribution of a lower speed scan or test clock

along with the high speed system clock. When LOW (or

left open and pulled LOW by the input pull-down resistor)

the SEL pin will select the differential clock input.

The common enable (EN) is synchronous so that the

outputs will only be enabled/disabled when they are

already in the LOW state. This avoids any chance of

generating a runt clock pulse when the device is enabled/

disabled as can happen with an asynchronous control.

The internal flip flop is clocked on the falling edge of the

input clock, therefore all associated specification limits

are referenced to the negative edge of the clock input.

When both differential inputs are left open, CLK input

will pull down to VEE and CLK input will bias around

VCC/2.

PIN CONFIGURATION/BLOCK DIAGRAM

VCC EN VCC NC SCLK CLK CLK VBB SEL

VEE

20 19 18 17 16 15 14 13 12 11

Q0 Q0 Q1 Q1 Q2 Q2 Q3 Q3 Q4 Q4

SOIC

TOP VIEW

PIN NAMES

TRUTH TABLE

CLK

SCLK

Function

Differential Clock Inputs

Scan Clock Input

CLK

SCLK

SEL

Synchronous Enable

Clock Select Input

SEL

VBB

Reference Output

Q0-4

Differential Clock Outputs

* On next negative transition of CLK or SCLK

Rev.: A

Amendment:/0

Issue Date: October 1999

ClockWorks™

SY100EL14V

Micrel

(1)

ABSOLUTE MAXIMUM RATINGS

Symbol

Rating

Value

Unit

VDC

VEE

Power Supply (VCC = 0V)

Input Voltage (VCC = 0V)

-8.0 to 0

0 to -6.0

(3)

IOUT

Output Current

- Continuous

- Surge

100

Operating Temperature Range

Operating Range^(1),(2)

-40 to +85

-5.7 to -3.0

°C

VEE

NOTES:

1. Absolute maximum rating, beyond which, device life may be impaired, unless otherwise specified on an individual data sheet.

2. Parametric values specified at: 100EL14V Series: -3.0V to -5.5V.

3. In PECL mode operation, VI(Max) = VCC.

DC ELECTRICAL CHARACTERISTICS

(1)

VEE = VEE (Min) to VEE (Max); VCC = GND

TA = –40°C

TA = 0°C

TA = +25°C

TA = +85°C

Symbol

VOH

VOL

Parameter

Output HIGH Voltage⁽²⁾-1085 -1005 -880 -1025 -955 -880 -1025 -955 -880 -1025 -955 -880 mV

Output LOW Voltage⁽²⁾

-1830 -1695 -1555 -1810 -1705 -1620 -1810 -1705 -1620 -1810 -1705 -1620 mV

Output HIGH Voltage⁽²⁾-1095

Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit

VOHA

VOLA

VIH

—

-1035

—

-1035

—

-1035

—

Output LOW Voltage⁽²⁾

Input HIGH Voltage

Input LOW Voltage

Input LOW Current⁽³⁾

—

-1555

-1610

-1610 mV

-880 mV

-1475 mV

-1165

-1810

0.5

-880 -1165

-1475 -1810

-880 -1165

-1475 -1810

-880 -1165

-1475 -1810

VIL

IIL

—

0.5

—

0.5

—

0.5

—

µA

CLK -300

-300

IIH

Input High Current

—

150

—

150

—

150

—

150

µA

IEE

VBB

Power Supply Current

—

Output Reference

Voltage

-1.38

-1.26 -1.38

-1.26

NOTES:

1. This table replaces the three traditionally seen in ECL 100K data books. The same DC parameter values at VEE = -4.5V now apply across the full VEE

range of -3.0V to -5.5V. Outputs are terminated through a 50Ω resistor to -2.0V except where otherwise specified on the individual data sheets.

2. VIN = VIH(Max) or VIL(Min).

3. VIN = VIL(Max).

ClockWorks™

SY100EL14V

Micrel

AC ELECTRICAL CHARACTERISTICS

VEE = VEE (Min) to VEE (Max); VCC = GND

TA = –40°C

Min. Max.

TA = 0°C

TA = +25°C

TA = +85°C

Min. Max.

Symbol

Parameter

Min.

Max.

Min.

Typ.

Max.

Unit

tPLH

tPHL

Propagation Delay

CLK to Q (Diff)

CLK to Q (SE)

SCLK to Q

520

470

720

770

550

500

750

800

580

530

680

780

830

630

580

830

880

tskew

Part-to-Part Skew⁽¹⁾

Within-Device Skew

—

200

—

200

—

200

—

200

Setup Time EN

Hold Time EN

150

200

150

—

150

200

150

—

150

200

150

—

150

200

150

—

VPP

Minimum Input

Swing

CLK

VCMR

Common Mode Range⁽²⁾

VPP < 500mV

VPP ≥ 500mV

-2.0

-1.8

-0.4

-2.1

-1.9

-0.4

-2.1

-1.9

—

-0.4

-2.1

-1.9

-0.4

Output Rise/Fall Times

Q (20% – 80%)

230

500

230

500

230

360

500

230

500

NOTES:

1. Skews are specified for identical LOW-to-HIGH or HIGH-to-LOW transitions.

2. The VCMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified

range and the peak-to-peak voltage lies between VPP(Min) and 1V. The lower end of the VCMR range varies 1:1 with VEE. The numbers in the specification

table assume a nominal VEE = -3.3V. For PECL operation, the VCMR(Min) will be fixed at 3.3V – |VCMR(Min)|.

PRODUCT ORDERING CODE

Ordering

Code

Package

Type

Operating

Range

SY100EL14VZC

Z20-1

Commercial

SY100EL14VZCTR

ClockWorks™

SY100EL14V

Micrel

20 LEAD SOIC .300" WIDE (Z20-1)

Rev. 03

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB http://www.micrel.com

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or

other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

SY100EL14VZCTR [MICREL]

相关型号：

SY100EL14VZG

SY100EL14VZGTR

SY100EL14VZI

SY100EL14VZITR

SY100EL14VZY

SY100EL14VZY-TR

SY100EL14VZYTR

SY100EL14VZYTR

SY100EL14V_06

SY100EL15

SY100EL15L

SY100EL15LZC