SY8809BLMGTR [MICREL]

ATM/SONET/SDH SUPPORT CIRCUIT, QCC16, LEAD FREE, MLF-16;
SY8809BLMGTR
型号: SY8809BLMGTR
厂家: MICREL SEMICONDUCTOR    MICREL SEMICONDUCTOR
描述:

ATM/SONET/SDH SUPPORT CIRCUIT, QCC16, LEAD FREE, MLF-16

ATM 异步传输模式 电信 电信集成电路
文件: 总11页 (文件大小:376K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SY88309BL  
3.3V, 2.7Gbps PECL Limiting Post Amplifier  
with Wide Signal-Detect Range  
General Description  
Features  
The SY88309BL low-power limiting post amplifiers are  
designed for use in fiber-optic receivers. These devices  
connect to typical transimpedance amplifiers (TIAs). The  
linear signal output from TIAs can contain significant  
amounts of noise and may vary in amplitude over time.  
The SY88309BL quantizes these signals and output  
PECL-level waveforms.  
Signal Detect circuit optimized to detect a larger and  
wider input range (20mVPP-140mVPP)  
Chatter-free Open-Collector TTL Signal-Detect (SD)  
Single 3.3V power supply  
155Mbps to 2.7Gbps operation  
Low-noise PECL data outputs  
Programmable SD level set (SDLVL  
)
The SY88309BL operates from a single +3.3V power  
supply, over temperatures ranging from –40oC to +85oC.  
With their wide bandwidth and high gain, signals with  
data rates up to 2.7Gbps, and as small as 5mVPP, can  
be amplified to drive devices with CML or PECL inputs.  
Available in a tiny 10-pin EPAD-MSOP and 16-pin  
MLF® package  
Applications  
It generates a Signal Detect (SD) open-collector TTL  
output. The SD function is optimized to detect a larger  
and wider input range, as shown in the characteristic  
curve on page 6. A programmable signal-detect level set  
pin (SDLVL) sets the sensitivity of the input amplitude  
detection.  
PON  
Gigabit Ethernet  
1X and 2X Fibre Channel  
SONET/SDH:OC-3/12/24/48 – STM 1/4/8/16  
High-gain line driver and line receiver  
SD asserts high if the input amplitude rises above the  
threshold sets by SDLVL and de-asserts low otherwise.  
The SD output can be fed back to the EN input to  
maintain stability. Typically, 3.5dB LOS/SD hysteresis is  
provided to prevent chattering.  
Markets  
FTTX  
Optical transceivers  
Datacom/Telecom  
Low-gain TIA interface  
Long-reach FOM  
Datasheet and support documentation can be found on  
Micrel’s web site at: www.micrel.com.  
MLF and MicroLeadFrame are registered trademarks of Amkor Technolog  
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com  
M9999-082307-A  
hbwhelp@micrel.com or (408) 955-1690  
August 2007  
Micrel, Inc.  
SY88309BL  
Typical Application  
Pin Configuration  
16-Pin MLF® (MLF-16)  
10-Pin EPAD-MSOP (K10-2)  
Ordering Information  
Package  
Type  
Operating  
Range  
Lead  
Finish  
Part Number  
Package Marking  
Matte-Sn  
Pb-free  
SY88309BLEY  
K10-2  
K10-2  
Industrial  
Industrial  
Industrial  
Industrial  
309B with Pb-Free bar line indicator  
309B with Pb-Free bar line indicator  
309B with Pb-Free bar line indicator  
309B with Pb-Free bar line indicator  
Matte-Sn  
Pb-free  
SY88309BLEYTR(1)  
SY88309BLMG  
NiPdAu  
Pb-free  
MLF-16  
MLF-16  
NiPdAu  
Pb-free  
SY88309BLMGTR(1)  
Note:  
1. Tape and Reel.  
2
M9999-082307-A  
hbwhelp@micrel.com or (408) 955-1690  
August 2007  
Micrel, Inc.  
SY88309BL  
Pin Description  
Pin Number  
(MSOP)  
Pin Number  
Pin Name  
Type  
Pin Function  
Enable: De-asserts true data output when LOW.  
(MLF®)  
TTL Input: Default is  
high.  
1
2
3
15  
1
EN  
DIN  
/DIN  
Data Input  
True data input with 50termination to VREF  
Complementary data input with 50termination to  
VREF  
Reference Voltage: Placing a capacitor here to VCC  
helps stabilize SDLVL  
.
4
Data Input  
.
4
5
6
VREF  
SDLVL  
GND  
.
Signal-detect Level Set: A resistor from this pin to  
VCC sets the threshold for the data input amplitude  
at which the SD output will be asserted.  
14  
Input  
6
2, 3, 10, 11  
Exposed Pad  
Device ground. Exposed pad must be connected to  
PCB ground plane.  
Ground  
Exposed Pad  
Signal-detect: Asserts high when the data input  
amplitude rises above the threshold sets by SDLVL  
.
Open Collector  
TTL Output  
7
7
SD  
For proper operation, install an external 4.75kΩ  
pull-up resistor at this output.  
8
9
9
12  
/DOUT  
DOUT  
VCC  
PECL Output  
PECL Output  
Power supply  
Complementary data output.  
True data output.  
10  
5, 8, 13, 16  
Positive power supply.  
3
M9999-082307-A  
hbwhelp@micrel.com or (408) 955-1690  
August 2007  
Micrel, Inc.  
SY88309BL  
Absolute Maximum Ratings(1)  
Operating Ratings(2)  
Supply Voltage (VCC).................................... 0V to +4.0V  
Input Voltage (DIN, /DIN) ................................... 0 to VCC  
Supply Voltage (VCC)............................ +3.0V to +3.6V  
Ambient Temperature (TA)..................40°C to +85°C  
Junction Temperature (TJ)................40°C to +125°C  
Junction Thermal Resistance(3)  
Output Current (IOUT  
)
Continuous.....................................................+50mA  
Surge ...........................................................+100mA  
/EN Voltage ........................................................ 0 to VCC  
EPAD-MSOP  
θ
ψ
JA (Still-Air)..............................................38oC/W  
JB ............................................................22oC/W  
MLF®  
VREF Current .......................................-800µA to +500µA  
Voltage ......................................................... VREF to VCC  
Lead Temperature (soldering, 20sec.)..................260°C  
Storage Temperature (Ts) .....................-65°C to +150°C  
θ
ψ
JA (Still-Air)..............................................61oC/W  
JB ............................................................38oC/W  
DC Electrical Characteristics  
VCC = 3.0V to 3.6V; RL = 50to VCC-2V; TA = –40°C to +85°C; typical values at VCC = 3.3V, TA = 25oC.  
Symbol  
ICC  
Parameter  
Condition  
Min  
Typ  
Max  
60  
Units  
mA  
V
Power Supply Current  
SDLVL Voltage  
No output load  
38  
VSDLVL  
VOH  
VREF  
VCC  
PECL Output HIGH Voltage  
PECL Output LOW Voltage  
Differential Output Offset  
Reference Voltage  
VCC-1.085 VCC-0.955 VCC-0.880  
VCC-1.830 VCC-1.705 VCC-1.555  
+120  
V
VOL  
V
VOFFSET  
VREF  
ZI  
mV  
V
VCC-1.48 VCC-1.32 VCC-1.16  
Single-Ended Input Impedance  
40  
50  
60  
TTL DC Electrical Characteristics  
VCC = 3.0V to 3.6V; TA = –40°C to +85°C.  
Symbol  
VIH  
Parameter  
Condition  
Min  
Typ  
Max  
Units  
V
EN Input HIGH Voltage  
EN Input LOW Voltage  
EN Input HIGH Current  
2.0  
VIL  
0.8  
20  
V
IIH  
VIN = 2.7V  
µA  
µA  
µA  
µA  
V
V
IN = VCC  
100  
IIL  
EN Input LOW Current  
SD Output Leakage  
SD Output LOW Level  
VIN = 0.5V  
VOH = 3.6V  
IOL = +4mA  
-300  
IOH  
VOL  
100  
0.5  
Notes:  
1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not  
implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions  
for extended periods may affect device reliability.  
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.  
3. Thermal performance assumes the use of a 4-layer PCB. Exposed pad must be soldered (or equivalent) to the device’s most negative  
potential on the PCB.  
4
M9999-082307-A  
hbwhelp@micrel.com or (408) 955-1690  
August 2007  
Micrel, Inc.  
SY88309BL  
AC Electrical Characteristics  
VCC = 3.0V to 3.6V; RL = 50to VCC-2V; TA = –40°C to +85°C; typical values at VCC = 3.3V, TA = +25°C.  
Symbol  
Parameter  
Condition  
Min  
Typ  
Max  
Units  
tr, tf  
Output Rise/Fall Time  
(20% to 80%)  
ps  
Note 4  
150  
tJITTER  
Deterministic  
Note 5  
15  
5
psPP  
psRMS  
mVPP  
mVPP  
µs  
Random  
Note 6  
VID  
Differential Input Voltage Swing  
Differential Output Voltage Swing  
SD Assert Time  
Figure 1  
5
1800  
VOD  
VID > 12mVPP, Figure 1  
1500  
2
TOFF  
10  
10  
TON  
SD De-assert Time  
2
µs  
SDAL  
SDDL  
HYSL  
SDAM  
SDDM  
HYSM  
SDAH  
SDDH  
HYSH  
B-3dB  
AV(Diff)  
S21  
Low SD Assert Level  
Low SD De-assert Level  
Low SD/LOS Hysteresis  
Medium SD Assert Level  
Medium SD De-assert Level  
Medium SD/LOS Hysteresis  
High SD Assert Level  
High SD De-assert Level  
High SD/LOS Hysteresis  
3dB Bandwidth  
RSDLVL = 15k, Note 8  
RSDLVL = 15k, Note 8  
RSDLVL = 15k, Note 7  
RSDLVL = 5k, Note 8  
RSDLVL = 5k, Note 8  
RSDLVL = 5k, Note 7  
RSDLVL = 100, Note 8  
RSDLVL = 100, Note 8  
RSDLVL = 100, Note 7  
27  
mVPP  
mVPP  
dB  
18  
3.4  
53  
80  
mVPP  
mVPP  
dB  
21  
2
36  
3.5  
137  
94  
3.5  
1.8  
42  
6
200  
mVPP  
mVPP  
dB  
70  
2
6
GHz  
dB  
Differential Voltage Gain  
Single-ended Small-Signal Gain  
30  
36  
dB  
Notes:  
4. Amplifier in limiting mode. Input is a 200MHz, 100mVpp square wave.  
5. Deterministic jitter measured using 2.7Gbps K28.5 pattern, VID = 10mVPP  
.
6. Random jitter measured using 2.7Gbps K28.7 pattern, VID = 10mVPP  
.
7. This specification defines electrical hysteresis as 20log (LOS De-assert/LOS Assert). The ratio between optical hysteresis and electrical  
hysteresis is found to vary between 1.5 and 2, depending upon the level of received optical power and ROSA characteristics. Based upon that  
ratio, the optical hysteresis corresponding to the electrical hysteresis range 2dB-6dB, shown in the AC characteristics table, will be 1dB-3dB  
Optical Hysteresis.  
8. See “Typical Operating Characteristics” for a graph showing how to choose a particular RSDLVL for a particular SD assert and its associated de-  
assert amplitude.  
5
M9999-082307-A  
hbwhelp@micrel.com or (408) 955-1690  
August 2007  
Micrel, Inc.  
SY88309BL  
Typical Operating Characteristics  
SD Assert  
SD De-assert  
Functional Characteristics  
6
M9999-082307-A  
hbwhelp@micrel.com or (408) 955-1690  
August 2007  
Micrel, Inc.  
SY88309BL  
Functional Block Diagram  
stage.  
Detailed Description  
Signal Detect  
The SY88309BL low-power limiting post amplifiers  
operate from a single +3.3V power supply, over  
temperatures from –40oC to +85oC. Signals with data  
rates up to 2.7Gbps and as small as 5mVPP can be  
amplified. Figure 1 shows the allowed input voltage  
swing. The SY88309BL generates an SD output  
allowing feedback to EN for output stability. SDLVL sets  
the sensitivity of the input amplitude detection.  
The SY88309BL generates a chatter-free SD open-  
collector TTL output, as shown in Figure 4. SD asserts  
high if the input amplitude rises above the threshold sets  
by SDLVL and de-asserts low otherwise. The SD output  
can be fed back to the EN input to maintain stability  
Signal-Detect Level Set  
Programmable SD level set pin (SDLVL) sets the  
threshold of the input amplitude detection. Connecting  
an external resistor between VCC and SDLVL set the  
Input Amplifier/Buffer  
Figure 2 shows a simplified schematic of the input  
stage. The high-sensitivity of the input amplifier allows  
signals as small as 5mVPP to be amplified. The input  
amplifier also allows input signals as large as  
1800mVPP. Input signals below 12mVPP are linearly  
amplified with a typical 42dB differential voltage gain.  
Since it is a limiting amplifier, these devices output  
typically 1500mVPP voltage-limited waveforms for input  
signals greater than 12mVPP. Applications requiring the  
SY88309BL to operate with strong signals should have  
the upstream TIA placed as close as possible to the  
devices’ input pins. This ensures the best performance  
of the device.  
voltage at SDLVL. This voltage ranges from VCC to VREF  
.
The external resistor creates a voltage divider between  
VCC and VREF, as shown in Figure 5.  
Hysteresis  
The SY88309BL typically provide 3.5dB SD electrical  
hysteresis. By definition, a power ratio measured in dB  
is 10log (power ratio). Power is calculated as V2IN/R for  
an electrical signal. Hence, the same ratio can be stated  
as 20log (voltage ratio). While in linear mode, the  
electrical voltage input changes linearly with the optical  
power and therefore, the ratios change linearly. Thus,  
the optical hysteresis in dB is half the electrical  
hysteresis in dB given in the data sheet. Since the  
SY88309BL are electrical devices, this data sheet refers  
to hysteresis in electrical terms. With 3.5dB SD  
hysteresis, a voltage factor of 1.5 is required to assert or  
de-assert SD.  
Output Buffer  
The SY88309BL PECL output buffers are designed to  
drive 50lines. The output buffer requires appropriate  
termination for proper operation. An external 50Ω  
resistor to VCC-2V for each output pin provides this.  
Figure 3 shows a simplified schematic of the output  
7
M9999-082307-A  
hbwhelp@micrel.com or (408) 955-1690  
August 2007  
Micrel, Inc.  
SY88309BL  
Figure 1. VIS and VID  
Figure 2. Input Structure  
Figure 3. Output Structure  
Figure 4. SD Output Structure  
Figure 5. SDLVL Setting Circuit  
8
M9999-082307-A  
hbwhelp@micrel.com or (408) 955-1690  
August 2007  
Micrel, Inc.  
SY88309BL  
Package Information  
10-Pin EPAD-MSOP (K10-2)  
9
M9999-082307-A  
hbwhelp@micrel.com or (408) 955-1690  
August 2007  
Micrel, Inc.  
SY88309BL  
16-Pin MLF® (MLF-16)  
PCB Thermal Consideration for 16-Pin MLF® Package  
(Always solder, or equivalent, the exposed pad to the PCB)  
Package Notes:  
1. Package meets Level 2 qualification.  
2. All parts are dry-packaged before shipment.  
3. Exposed pad must be soldered to a ground for proper thermal management,  
solder void has to be less than 50% of the epad area.  
10  
M9999-082307-A  
hbwhelp@micrel.com or (408) 955-1690  
August 2007  
Micrel, Inc.  
SY88309BL  
MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA  
TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com  
The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for  
its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.  
Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a  
product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for  
surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant  
injury to the user. A Purchaser’s use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser’s own risk  
and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.  
© 2007 Micrel, Incorporated.  
11  
M9999-082307-A  
hbwhelp@micrel.com or (408) 955-1690  
August 2007  

相关型号:

SY88147DL

3.3V, 1.25Gbps PECL Limiting Post Amplifier w/High Gain TTL Loss-of-Signal
MICREL

SY88147DLKG

3.3V, 1.25Gbps PECL Limiting Post Amplifier w/High Gain TTL Loss-of-Signal
MICREL

SY88147DLKG

ATM/SONET/SDH SUPPORT CIRCUIT, PDSO10
MICROCHIP

SY88147DLKG-TR

ATM/SONET/SDH SUPPORT CIRCUIT, PDSO10
MICROCHIP

SY88147DLKGTR

3.3V, 1.25Gbps PECL Limiting Post Amplifier w/High Gain TTL Loss-of-Signal
MICREL

SY88147DL_07

3.3V, 1.25Gbps PECL Limiting Post
MICREL

SY88149CL

3.3V, 1.25Gbps PECL LIMITING POST AMPLIFIER W/HIGH GAIN TTL SIGNAL DETECT
MICREL

SY88149CLKG

3.3V, 1.25Gbps PECL LIMITING POST AMPLIFIER W/HIGH GAIN TTL SIGNAL DETECT
MICREL

SY88149CLKG-TR

ATM/SONET/SDH SUPPORT CIRCUIT, PDSO10
MICROCHIP

SY88149CLKGTR

3.3V, 1.25Gbps PECL LIMITING POST AMPLIFIER W/HIGH GAIN TTL SIGNAL DETECT
MICREL

SY88149CL_07

3.3V, 1.25Gbps PECL Limiting Post Amplifier w/High Gain TTL Signal Detect
MICREL

SY88149CL_09

3.3V, 1.25Gbps PECL Limiting Post
MICREL