ML6674CQ

更新时间:2024-09-18 02:12:47
品牌:MICRO-LINEAR
描述:ATM 155Mbps UTP Transceiver

ML6674CQ 概述

ATM 155Mbps UTP Transceiver ATM 155Mbps的双绞线​​收发器

ML6674CQ 数据手册

通过下载ML6674CQ数据手册来全面了解它。这个PDF文档包含了所有必要的细节,如产品概述、功能特性、引脚定义、引脚排列图等信息。

PDF下载
July 1999  
ML6674  
ATM 155Mbps UTPTransceiver  
FEATURES  
GENERAL DESCRIPTION  
Complies with ATM Forum 155Mbps twisted pair  
The ML6674 is a complete monolithic transceiver for  
155Mbps NRZ encoded data transmission over category  
specification  
5 unshielded twisted pair (UTP) and shielded twisted pair  
(STP) cables. The ML6674 is compliant with the ATM  
155Mbps Twisted Pair Specification. The ML6674 includes  
the baseline restoration function and adaptive  
equalization which will accurately compensate for line  
losses exceeding 100m of UTP.  
Integrated baseline wander correction circuit  
Integrated adaptive equalization  
Transmitter can be externally turned off  
(high impedence) for true quiet line  
The ML6674 receive section consists of an equalizing  
filter with a feedback loop for controlling effective line  
compensation. The feedback loop contains a filter and  
detection block for determining the proper control signal.  
An ECL 100K compatible buffer at the output interfaces  
directly with ATM physical interface chips.  
Operates over 100 meters of STP or category 5 UTP  
Twisted Pair Cable  
32-pin PLCC and TQFP  
The ML6674 transmit section accepts ECL 100K  
compatible NRZ inputs.  
BLOCK DIAGRAM  
RTSET  
LPBK  
TXOFF  
TVCCA  
TVCCD  
RTSET1  
RTSET2  
TXIN+  
TXIN–  
TPOUT+  
TPOUT–  
SD+  
SD–  
LINK  
STATUS  
ADAPTIVE  
CONTROL  
RXOUT+  
RXOUT–  
MUX  
TPIN+  
TPIN–  
ADAPTIVE  
EQUALIZER  
ADAPTIVE  
CONTROL REFERENCE  
RRSET1  
RRSET2  
RRSET RVCCA RVCCD CMREF  
TGNDA TGNDD  
RGND  
1
ML6674  
PIN CONFIGURATION  
ML6674  
ML6674  
32-Pin PCC (Q32)  
32-PinTQFP (H32-7)  
4
3
2
1
32 31 30  
32 31 30 29 28 27 26 25  
29  
28  
27  
26  
25  
24  
23  
22  
21  
RRSET1  
TPIN–  
TPIN+  
CMREF  
N/C  
1
2
3
4
5
6
7
8
24  
23  
22  
21  
20  
19  
18  
17  
TPOUT–  
TPOUT+  
RTSET2  
RTSET1  
TVCCD  
TXIN–  
RXOUT+  
RVCCD  
SD–  
5
6
RRSET1  
RRSET2  
N/C  
7
SD+  
8
N/C  
N/C  
9
RGND  
N/C  
TGNDD  
LPBK  
10  
11  
12  
13  
N/C  
N/C  
RVCCA  
RXOUT–  
TXIN+  
N/C  
TXOFF  
N/C  
TVCCA  
TGNDA  
9
10 11 12 13 14 15 16  
14 15 16 17 18 19 20  
PIN DESCRIPTION  
NAME  
FUNCTION  
NAME  
FUNCTION  
TX +, TX –  
These differential ECL100K compatible  
inputs receive NRZ data from the PHY  
for transmission.  
SD+, SD–  
These differential ECL100K  
compatible outputs indicate the  
presence of a data signal with an  
amplitude exceeding a preset  
threshold.  
IN  
IN  
TPOUT+,  
TPOUT–  
Outputs from the NRZ buffer drive  
these differential current outputs. The  
transmitter filter/transformer module  
connects the media to these pins.  
TPIN+, TPIN–  
NRZ encoded data from the  
receiver filter/transformer module  
enters the Receiver through these  
pins.  
LPBK  
This TTL input enables transmitter-  
Receiver loopback internally when  
asserted low.  
RXOUT+,  
RXOUT–  
Differential ECL100K compatible  
outputs provide NRZ encoded data  
to the PHY.  
TXOFF  
This TTL input forces the NRZ driver to  
a high impedence state when asserted  
low and shuts off transmit bias currrent.  
RRSET1,  
RRSET2  
Internal time constants controlling  
the equalizers transfer function  
are set by an external resistor  
connected across these pins.  
RTSET1,  
RTSET2  
An external 1% resistor connected  
between these pins controls the  
transmitter output current amplitude.  
I
= 32 x 1.25V/RTSET  
CMREF  
This pin provides a DC common  
mode reference point for the  
receiver inputs.  
OUT  
TVCCA,  
TVCCD  
Separate analog and digital  
transmitter power supply pins help to  
isolate sensitive circuitry from noise  
generating digital functions. Both  
supplies are nominally +5 volts.  
RVCCA,  
RVCCD  
Analog and digital supply pins are  
separated to isolate clean and  
noisy circuit functions. Both  
supplies are nominally +5 volts.  
TGNDA,  
TGNDD  
Analog and digital transmitter grounds  
provide separate return paths for clean  
and noisy signals.  
RGND  
Receiver ground.  
2
ML6674  
Storage Temperature ................................ –65°C to 150°C  
Lead Temperature (Soldering, 10 sec) ..................... 260°C  
ABSOLUTE MAXIMUM RATINGS  
Thermal Resistance (q )  
JA  
Absolute maximum ratings are limits beyond which the  
life of the integrated circuit may be impaired. All  
voltages unless otherwise specified are measured with  
respect to ground.  
PLCC ............................................................... 60°C/W  
TQFP ............................................................... 80°C/W  
OPERATING CONDITIONS  
V
CC  
Supply Voltage Range .................. GND –0.3V to 6V  
Input Voltage Range  
Digital Inputs ..................... GND –0.3V to VCC + 0.3V  
Output Current  
TPOUT+/TPOUT–, SD±, RXOUT± ...................... 50mA  
All other outputs ................................................. 10mA  
Junction Temperature .............................................. 150°C  
VCC Supply Voltage .......................................... 5V ± 5%  
T , Ambient Temperature ............................... 0°C to 70°C  
A
RTSET ............................................................. 2kW ± 1%  
RRSET ........................................................ 9.53kW ± 1%  
Receive transformer insertion loss ..................... < –0.5dB  
ELECTRICAL CHARACTERISTICS  
Unless otherwise specified, T = T  
to T , VCC = 5V ±5%, RTSET = 2.0ký. (Note 1)  
MAX  
A
MIN  
PARAMETER  
DC Characteristics  
Supply Current  
RVCCD  
CONDITIONS  
MIN  
TYP  
MAX  
UNITS  
74  
65  
14  
6
mA  
mA  
mA  
mA  
mA  
RVCCA  
TVCCD  
TVCCA  
RVCCD + RVCCA + TVCCD + TVCCA  
TTL Inputs (TXOFF, LPBK)  
185  
0.8  
VIL Input Low Voltage  
V
V
VIH Input High Voltage  
2.0  
2.2  
Differential Inputs (TPIN±, TXIN±)  
TPIN+, TPIN–  
Common Mode Input Voltage  
VCC  
1.5  
V
V
TPIN+, TPIN–  
Differential Input Voltage  
TPIN+, TPIN–  
Differential Input Resistance  
10  
kW  
µA  
V
TPIN+, TPIN–  
Common Mode Input Current  
+10  
TXIN+, TXIN–  
Input Voltage HIGH (VIH)  
VCC–1.165  
VCC–1.810  
0.5  
VCC–0.88  
VCC–1.475  
TXIN+, TXIN–  
Input Voltage LOW (VIL)  
V
TXIN+, TXIN–  
Input Current LOW (IIL)  
µA  
µA  
TXIN+, TXIN–  
Input Current HIGH (IIH)  
50  
Differential Outputs (SD±, RXOUT±, TPOUT±)  
SD+, SD–, RXOUT+, RXOUT–  
Output Voltage HIGH (VOH  
)
Note 3  
Note 3  
VCC–1.025  
VCC–1.81  
19.0  
VCC–0.88  
VCC–1.62  
21.0  
V
V
SD+, SD–, RXOUT+, RXOUT–  
Output Voltage LOW (VOL  
)
TPOUT+, TPOUT–  
Differential Output Current HIGH  
VOUT = VCC ± 0.5, Note 2  
mA  
3
ML6674  
ELECTRICAL CHARACTERISTICS (CONTINUED)  
PARAMETER  
CONDITIONS  
MIN  
TYP  
MAX  
UNITS  
Differential Outputs (SD±, RXOUT±, TPOUT±) (Continued)  
TPOUT+, TPOUT–  
DifferentialOutput Current LOW  
VOUT = VCC ± 0.5, Note 2  
0
0.1  
0.5  
mA  
mA  
%
TPOUT+, TPOUT–  
Output Current Offset  
TPOUT+, TPOUT–VOUT = VCC  
Output Amplitude Error  
Note 2  
–5.0  
–2.0  
5.0  
TPOUT+, TPOUT–VOUT = VCC ±1.1V  
Output Voltage Compliance  
+2.0  
%
AC Characteristics  
TPOUT+, TPOUT–  
Rise/Fall Time  
1.5  
2.0  
0.5  
2.5  
5
ns  
ns  
ns  
ns  
TPOUT+, TPOUT–  
Output Jitter  
RXOUT+, RXOUT–  
Rise/Fall Time  
RXOUT+, RXOUT–  
Output Jitter  
2.0  
Note 1. Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.  
Note 2. Output current amplitude is determined by IOUT = 32 x 1.25V/RTSET.  
Note 3. Output voltage levels are specified when terminated by 50W to VCC-2V or equivalent load.  
4
ML6674  
FUNCTIONAL DESCRIPTION  
The ML6674 transceiver is a physical media dependent  
transceiver that allows the transmission and reception of  
155 Mbps data over 100 meters over shielded twisted pair  
cable or category 5 unshielded twisted pair cable.  
high impedance state and no current flows through the  
transformer.  
ADAPTIVEEQUALIZATION  
The transmit section accepts NRZ data, sending the  
information on a two pin current driven transmitter. The  
transmitted output passes through an external low pass  
filter and transformer before entering the connectors to the  
STP or UTP cable. The output amplitude of the transmitted  
signal is programmable through the external RTSET  
resistor.  
During transmission of data over UTP (unshielded twisted  
pair), distortion and ISI are caused by dispersion in the  
cable. Equalization is used to overcome this signal  
corruption. However, the distortion is frequency  
dependent and cable length dependent. Therefore, in most  
practical cases, the TP port characteristic is unknown and  
it is impractical to tune the equalizer specifically to each  
individual port. Hence, adaptive equalizer is used in the  
TP-PMD to ensue proper compensation of the received  
signal.  
The receive section accepts NRZ coded data after it  
passes through an isolation transformer and band limiting  
filter. The adaptive equalizer is used to compensate for  
the amplitude and phase distortion incurred from the  
cable. The adaptive control section determines the signal  
amplitude (and therefore the cable length) and adjusts the  
equalizer accordingly. As the input signal amplitude  
diminishes, the amount of equalization increases until it  
reaches its maximum (Figure 1).  
By using adaptive equalizer, the receiver automatically  
compensates different length of cable without over  
equalizing or under equalizing the line. The ML6674  
monitors the amplitude of the received signal to  
determine the cable length and adjust the equalizer  
accordingly. The input signal level is inversely  
proportional to the cable length. Therefore, as the signal  
level decreases, the amount of equalization is increased  
to compensate for the line loss.  
The receiver also includes the Baseline Wander correction  
circuitry. The circuit will compensate and track the DC  
baseline wander caused by DC imbalance of the received  
data. A 10pF capacitor can be connected between TPIN+  
and TPIN– to improve Bit Error Rate.  
ML6672COMPATIBILITY  
The ML6674 implements the Baseline Wander correction  
circuit, in addition to providing the functionality of the  
existing ML6672 device. The ML6674 is plug-compatible  
with the ML6672 with the following notes:  
The adaptive control block governs both the equalization  
level as well as the signal detection status. Signal detect  
is asserted when the equalizer control loop settles, or  
when loop back is asserted. When the input signal is  
small, the equalization will be at its maximum.  
In the ML6674 design, the RTSET resistor must be  
2.0kW  
After the signal has been equalized, it is fed through the  
loopback multiplexer onto the RXOUT± pins.  
In the ML6674 design, the following passive  
components used in the ML6672 design may be  
eliminated from the ML6674 design  
Figure 1 shows a typical gain vs frequency plot of the  
adaptive equalizer for 0, 25, 50, 75 and 100 meter  
category 5 cable lengths.  
RSET resistor  
RTH resistor  
CAP1 capacitor  
CAP2 capacitor  
TRANSMISSION  
20  
15  
10  
5
PECL level scrambled NRZ data is received by the  
ML6674 and the current driven transmitter then sent the  
data to the filter/transformer module. The transmit  
amplitude is controlled by one external resistor, RTSET.  
32 × 1.25V  
IOUT  
=
RTSET  
For ATM UTP applications the transmit amplitude is 1V  
peak to peak. The termination at the transmitter output is  
50ý. Therefore the transmit current I  
Thus,  
= 1/50 = 20 mA.  
OUT  
32 × 1.25V  
RTSET =  
= 2kΩ  
20mA  
0
6
7
8
9
1 x 10  
1 x 10  
1 x 10  
1 x 10  
The transmitter may be disabled via the TXOFF pin. When  
this pin is pulled low, the transmitters output goes to a  
Figure 1. Equalization Range  
5
ML6674  
+5.0V  
+5.0V  
+5.0V +5.0V  
+5.0V  
50  
0.1µF  
0.1µF  
2.0K 1%  
0.1µF  
0.1µF  
0.1µF  
RTSET1  
RVCCD TVCCD TVCCA  
RTSET2  
RVCCA  
TPOUT+  
TXIN+  
FROM PHY  
TXIN–  
TRANSFORMER  
FILTER  
MODULE  
50  
TO MIC  
NOTE 1  
TO PHY  
SD+  
SD–  
TPOUT–  
TPIN+  
ML6674 ATM UTP  
TRANSCEIVER  
50  
RXOUT+  
RXOUT–  
CMREF  
TO PHY  
10pF  
50  
TRANSFORMER  
FILTER  
FROM MIC  
MODULE  
TPIN–  
TGNDD TGNDA  
LPBK  
RGND  
RRSET1 RRSET2  
9.53K 1%  
TXOFF  
0.1µF  
FOR THE TRANSFORMER  
CM CHOKE, USE:  
FROM PHY  
XFMRS INC. XF3506SIP  
BEL FUSE 0558-5999-00  
VALOR PT4172  
PULSE PE-68508  
Application Example of ML6674 Configured for 1.0V Transmit Amplitude on C5 UTP.  
P-P  
Note 1. Split 100K ECL terminations are 82W and 130W to VCC and GND respectively.  
Note 2. Recommended power supply bypass capacitors are 0.1µF with optional 10µF tantalum in parallel.  
Note 3. Transformer turns ratio is 1:1.  
Note 4. LPBK and TXOFF inputs are active LOW.  
6
ML6674  
PHYSICAL DIMENSIONS inches (millimeters)  
Package: Q32  
32-Pin PLCC  
0.485 - 0.495  
(12.32 - 12.57)  
0.098 - 0.112  
(2.49 - 2.85)  
0.450 - 0.456  
(11.43 - 11.58)  
1
PIN 1 ID  
0.042 - 0.048  
(1.07 - 1.22)  
0.490 - 0.530  
(12.45 - 13.46)  
0.550 - 0.556 0.585 - 0.595  
(13.97 - 14.12) (14.86 - 15.11)  
9
25  
17  
0.025 - 0.045  
(0.63 - 1.14)  
(RADIUS)  
0.019 - 0.021  
(0.48 - 0.51)  
0.050 BSC  
(1.27 BSC)  
0.026 - 0.032  
(0.66 - 0.81)  
0.165 - 0.180  
(4.06 - 4.57)  
0.148 - 0.156  
(3.76 - 3.96)  
0.013 - 0.021  
(0.33 - 0.53)  
0.390 - 0.430  
(9.90 - 10.92)  
SEATING PLANE  
Package: H32-7  
32-Pin (7 x 7 x 1mm) TQFP  
0.354 BSC  
(9.00 BSC)  
0º - 8º  
0.276 BSC  
(7.00 BSC)  
0.003 - 0.008  
(0.09 - 0.20)  
25  
1
PIN 1 ID  
0.276 BSC  
(7.00 BSC)  
0.354 BSC  
(9.00 BSC)  
0.018 - 0.030  
(0.45 - 0.75)  
17  
9
SEATING PLANE  
0.048 MAX  
(1.20 MAX)  
0.032 BSC  
(0.8 BSC)  
0.012 - 0.018  
(0.29 - 0.45)  
0.037 - 0.041  
(0.95 - 1.05)  
7
ML6674  
ORDERING INFORMATION  
PART NUMBER  
ML6674CQ  
TEMPERATURE RANGE  
0°C to 70°C  
PACKAGE  
32-Pin PLCC (Q32)  
32-Pin TQFP (H32-7)  
ML6674CH  
0°C to 70°C  
Micro Linear Corporation  
2092 Concourse Drive  
San Jose, CA 95131  
Tel: 408/433-5200  
Fax: 408/432-0295  
www.microlinear.com  
© Micro Linear 1999.  
is a registered trademark of Micro Linear Corporation. All other  
trademarks are the property of their respective owners.  
Products described herein may be covered by one or more of the following U.S. patents: 4,897,611;  
4,964,026; 5,027,116; 5,281,862; 5,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017;  
5,559,470; 5,565,761; 5,592,128; 5,594,376; 5,652,479; 5,661,427; 5,663,874; 5,672,959; 5,689,167;  
5,714,897; 5,717,798; 5,742,151; 5,747,977; 5,754,012; 5,757,174; 5,767,653; 5,777,514; 5,793,168;  
5,798,635; 5,804,950; 5,808,455; 5,811,999; 5,818,207; 5,818,669; 5,825,165; 5,825,223; 5,838,723;  
5.844,378; 5,844,941. Japan: 2,598,946; 2,619,299; 2,704,176; 2,821,714. Other patents are pending.  
Micro Linear makes no representations or warranties with respect to the accuracy, utility, or completeness  
of the contents of this publication and reserves the right to makes changes to specifications and product  
descriptions at any time without notice. No license, express or implied, by estoppel or otherwise, to any  
patents or other intellectual property rights is granted by this document. The circuits contained in this  
document are offered as possible applications only. Particular uses or applications may invalidate some of  
the specifications and/or product descriptions contained herein. The customer is urged to perform its own  
engineering review before deciding on a particular application. Micro Linear assumes no liability  
whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Micro Linear  
products including liability or warranties relating to merchantability, fitness for a particular purpose, or  
infringement of any intellectual property right. Micro Linear products are not designed for use in medical,  
life saving, or life sustaining applications.  
DS6674-01  
8

ML6674CQ 相关器件

型号 制造商 描述 价格 文档
ML6680 MICRO-LINEAR Token Ring Copper-to-Fiber Converter 获取价格
ML6680CQ MICRO-LINEAR Token Ring Copper-to-Fiber Converter 获取价格
ML6691 MICRO-LINEAR 100BASE-T MII-to-PMD Transceiver 获取价格
ML6691CQ MICRO-LINEAR 100BASE-T MII-to-PMD Transceiver 获取价格
ML6692 MICRO-LINEAR 100BASE-TX Physical Layer with MII 获取价格
ML6692CH MICRO-LINEAR 100BASE-TX Physical Layer with MII 获取价格
ML6692CQ MICRO-LINEAR 100BASE-TX Physical Layer with MII 获取价格
ML6694 MICRO-LINEAR 100BASE-TX Physical Layer with 5-Bit Interface 获取价格
ML6694CH MICRO-LINEAR 100BASE-TX Physical Layer with 5-Bit Interface 获取价格
ML6694CQ MICRO-LINEAR 100BASE-TX Physical Layer with 5-Bit Interface 获取价格

ML6674CQ 相关文章

  • Bourns 密封通孔金属陶瓷微调电位计产品选型手册(英文版)
    2024-09-20
    6
  • Bourns 精密环境传感器产品选型手册(英文版)
    2024-09-20
    9
  • Bourns POWrTher 负温度系数(NTC)热敏电阻手册 (英文版)
    2024-09-20
    8
  • Bourns GMOV 混合过压保护组件产品选型手册(英文版)
    2024-09-20
    6