93AA66B-TI/STG [MICROCHIP]

256 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8, 4.40 MM, LEAD FREE, PLASTIC, MO-153, TSSOP-8;
93AA66B-TI/STG
型号: 93AA66B-TI/STG
厂家: MICROCHIP    MICROCHIP
描述:

256 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8, 4.40 MM, LEAD FREE, PLASTIC, MO-153, TSSOP-8

可编程只读存储器 电动程控只读存储器 电可擦编程只读存储器
文件: 总22页 (文件大小:345K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Not recommended for new designs –  
Please use 93AA46C, 93AA56C or  
93AA66C.  
93AA46/56/66  
1K/2K/4K 1.8V Microwire Serial EEPROM  
Features:  
Package Types  
• Single supply with programming operation down  
to 1.8V  
PDIP  
CS  
CLK  
DI  
1
2
3
4
8
7
6
5
VCC  
NU  
• Low-power CMOS technology:  
- 70 A typical active read current at 1.8V  
- 2 A typical standby current at 1.8V  
• ORG pin selectable memory configuration:  
- 128 x 8- or 64 x 16-bit organization (93AA46)  
ORG  
VSS  
DO  
- 256 x 8- or 128 x 16-bit organization  
(93AA56)  
SOIC  
- 512 x 8 or 256 x 16-bit organization (93AA66)  
1
2
3
4
8
7
6
5
VCC  
NU  
CS  
• Self-timed erase and write cycles  
(including auto-erase)  
CLK  
• Automatic ERAL before WRAL  
• Power on/off data protection circuitry  
• Industry standard 3-wire serial I/O  
• Device status signal during erase/write cycles  
• Sequential read function  
ORG  
VSS  
DI  
DO  
SOIC  
• 1,000,000 E/W cycles ensured  
• Data retention > 200 years  
1
2
3
4
8
7
6
5
ORG  
Vss  
DO  
DI  
NU  
Vcc  
CS  
• 8-pin PDIP/SOIC  
(SOIC in JEDEC and EIAJ standards)  
Temperature ranges supported:  
- Commercial (C):  
- Industrial (I):  
0°C to +70°C  
-40°C to +85°C  
CLK  
Description:  
The Microchip Technology Inc. 93AA46/56/66 are 1K,  
2K and 4K low voltage serial Electrically Erasable  
PROMs. The device memory is configured as x8 or x16  
bits depending on the ORG pin setup. Advanced  
CMOS technology makes these devices ideal for low  
power nonvolatile memory applications. The 93AA  
Series is available in standard 8-pin PDIP and surface  
mount SOIC packages. The rotated pin-out 93AA46X/  
56X/66X are offered in the “SN” package only.  
Block Diagram  
VCC VSS  
Address  
Decoder  
Memory  
Array  
Address  
Counter  
Data  
Register  
Output  
Buffer  
DO  
DI  
Mode  
Decode  
Logic  
ORG  
CS  
Clock  
Generator  
CLK  
1998-2012 Microchip Technology Inc.  
DS20067K-page 1  
93AA46/56/66  
1.0  
ELECTRICAL CHARACTERISTICS  
(†)  
Absolute Maximum Ratings  
VCC.............................................................................................................................................................................7.0V  
All inputs and outputs w.r.t. VSS ......................................................................................................... -0.6V to VCC +1.0V  
Storage temperature ...............................................................................................................................-65°C to +150°C  
Ambient temperature with power applied................................................................................................-40°C to +125°C  
Soldering temperature of leads (10 seconds) .......................................................................................................+300°C  
ESD protection on all pins..........................................................................................................................................4 kV  
† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the  
device. This is a stress rating only and functional operation of the device at these or any other conditions above those  
indicated in the operational listings of this specification is not implied. Exposure to Absolute Maximum Rating  
conditions for extended periods may affect device reliability.  
DS20067K-page 2  
1998-2012 Microchip Technology Inc.  
93AA46/56/66  
TABLE 1-1:  
DC AND AC ELECTRICAL CHARACTERISTICS  
VCC = +1.8V to +5.5V Commercial (C): TA = 0°C to +70°C  
Industrial (I):  
TA = -40°C to +85°C  
Parameter  
Symbol  
Min  
Typ  
Max  
Units  
Conditions  
High-level input voltage  
VIH1  
VIH2  
2.0  
0.7 VCC  
-0.3  
-0.3  
VCC+1  
VCC+1  
0.8  
V
V
VCC 2.7V  
VCC < 2.7V  
Low-level input voltage  
Low-level output voltage  
High-level output voltage  
VIL1  
V
VCC 2.7V  
VIL2  
0.2 VCC  
0.4  
V
VCC < 2.7V  
VOL1  
VOL2  
VOH1  
VOH2  
ILI  
V
IOL = 2.1 mA; VCC = 4.5V  
IOL = 100A; VCC = 1.8V  
IOH = -400 A; VCC = 4.5V  
IOH = -100 A; VCC = 1.8V  
VIN = 0.1V to VCC  
VOUT = 0.1V to VCC  
0.2  
V
2.4  
V
VCC-0.2  
-10  
V
Input leakage current  
Output leakage current  
10  
A  
A  
pF  
ILO  
-10  
10  
Pin capacitance  
CIN, COUT  
7
VIN/VOUT = 0V (Note 1 & 2)  
(all inputs/outputs)  
TA = +25°C, FCLK = 1 MHz  
Operating current  
ICC write  
ICC read  
3
mA  
FCLK = 2 MHz; VCC=5.5V  
(Note 2)  
1
500  
mA  
A  
A  
FCLK = 2 MHz; VCC = 5.5V  
FCLK = 1 MHz; VCC = 3.0V  
FCLK = 1 MHz; VCC = 1.8V  
70  
Standby current  
Clock frequency  
ICCS  
100  
30  
A  
A  
A  
CLK = CS = 0V; VCC = 5.5V  
CLK = CS = 0V; VCC = 3.0V  
CLK = CS = 0V; VCC = 1.8V  
ORG, DI = VSS or VCC  
2
FCLK  
2
1
MHz  
MHz  
VCC 4.5V  
VCC < 4.5V  
Clock high time  
TCKH  
TCKL  
TCSS  
TCSH  
TCSL  
TDIS  
TDIH  
TPD  
TCZ  
250  
250  
50  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ms  
ms  
ms  
Clock low time  
Chip select setup time  
Chip select hold time  
Chip select low time  
Data input setup time  
Data input hold time  
Data output delay time  
Data output disable time  
Status valid time  
Relative to CLK  
Relative to CLK  
0
250  
100  
100  
Relative to CLK  
Relative to CLK  
400  
100  
500  
10  
CL = 100 pF  
CL = 100 pF (Note 2)  
CL = 100 pF  
TSV  
Program cycle time  
TWC  
TEC  
4
8
Erase/Write mode  
ERAL mode (Vcc = 5V 10%)  
WRAL mode (Vcc = 5V 10%)  
15  
TWL  
16  
30  
Endurance  
1M  
1M  
25°C, Vcc = 5.0V, Block mode  
(Note 3)  
Note 1: This parameter is tested at TA = 25C and FCLK = 1 MHz.  
2: This parameter is periodically sampled and not 100% tested.  
3: This parameter is not tested but ensured by characterization. For endurance estimates in a specific  
application, please consult the Total Endurance™ Model which can be obtained from Microchip’s web site.  
1998-2012 Microchip Technology Inc.  
DS20067K-page 3  
93AA46/56/66  
TABLE 1-2:  
Instruction  
INSTRUCTION SET FOR 93AA46: ORG = 1 (X 16 ORGANIZATION)  
Req. CLK  
Cycles  
SB  
Opcode  
Address  
Data In  
Data Out  
READ  
EWEN  
ERASE  
ERAL  
WRITE  
WRAL  
EWDS  
1
1
1
1
1
1
1
10  
00  
11  
00  
01  
00  
00  
A5 A4 A3 A2 A1 A0  
1 1 X X X X  
A5 A4 A3 A2 A1 A0  
1 0 X X X X  
A5 A4 A3 A2 A1 A0  
0 1 X X X X  
0 0 X X X X  
D15 - D0  
High-Z  
25  
9
(RDY/BSY)  
(RDY/BSY)  
(RDY/BSY)  
(RDY/BSY)  
High-Z  
9
9
D15 - D0  
D15 - D0  
25  
25  
9
TABLE 1-3:  
Instruction  
INSTRUCTION SET FOR 93AA46: ORG = 0 (X 8 ORGANIZATION)  
Req. CLK  
Cycles  
SB  
Opcode  
Address  
Data In  
Data Out  
READ  
EWEN  
ERASE  
ERAL  
WRITE  
WRAL  
EWDS  
1
1
1
1
1
1
1
10  
00  
11  
00  
01  
00  
00  
A6 A5 A4 A3 A2 A1 A0  
1 1 X X X X X  
A6 A5 A4 A3 A2 A1 A0  
1 0 X X X X X  
A6 A5 A4 A3 A2 A1 A0  
0 1 X X X X X  
0 0 X X X X X  
D7 - D0  
High-Z  
18  
10  
10  
10  
18  
18  
10  
(RDY/BSY)  
(RDY/BSY)  
(RDY/BSY)  
(RDY/BSY)  
High-Z  
D7 - D0  
D7 - D0  
TABLE 1-4:  
Instruction  
INSTRUCTION SET FOR 93AA56: ORG = 1 (X 16 ORGANIZATION)  
Req. CLK  
Cycles  
SB  
Opcode  
Address  
Data In  
Data Out  
READ  
EWEN  
ERASE  
ERAL  
WRITE  
WRAL  
EWDS  
1
1
1
1
1
1
1
10  
00  
11  
00  
01  
00  
00  
X A6 A5 A4 A3 A2 A1 A0  
1 1 X X X X X X  
X A6 A5 A4 A3 A2 A1 A0  
1 0 X X X X X X  
X A6 A5 A4 A3 A2 A1 A0  
0 1 X X X X X X  
0 0 X X X X X X  
D15 - D0  
High-Z  
27  
11  
11  
11  
27  
27  
11  
(RDY/BSY)  
(RDY/BSY)  
(RDY/BSY)  
(RDY/BSY)  
High-Z  
D15 - D0  
D15 - D0  
TABLE 1-5:  
Instruction  
INSTRUCTION SET FOR 93AA56: ORG = 0 (X 8 ORGANIZATION)  
Req. CLK  
Cycles  
SB  
Opcode  
Address  
Data In  
Data Out  
READ  
EWEN  
ERASE  
ERAL  
WRITE  
WRAL  
EWDS  
1
1
1
1
1
1
1
10  
00  
11  
00  
01  
00  
00  
X A7 A6 A5 A4 A3 A2 A1 A0  
1 1 X X X X X X X  
X A7 A6 A5 A4 A3 A2 A1 A0  
1 0 X X X X X X X  
X A7 A6 A5 A4 A3 A2 A1 A0  
0 1 X X X X X X X  
0 0 X X X X X X X  
D7 - D0  
High-Z  
20  
12  
12  
12  
20  
20  
12  
(RDY/BSY)  
(RDY/BSY)  
(RDY/BSY)  
(RDY/BSY)  
High-Z  
D7 - D0  
D7 - D0  
DS20067K-page 4  
1998-2012 Microchip Technology Inc.  
93AA46/56/66  
TABLE 1-6:  
Instruction  
INSTRUCTION SET FOR 93AA66: ORG = 1 (X 16 ORGANIZATION)  
Req. CLK  
Cycles  
SB  
Opcode  
Address  
Data In  
Data Out  
READ  
EWEN  
ERASE  
ERAL  
WRITE  
WRAL  
EWDS  
1
1
1
1
1
1
1
10  
00  
11  
00  
01  
00  
00  
A7 A6 A5 A4 A3 A2 A1 A0  
1 1 X X X X X X  
A7 A6 A5 A4 A3 A2 A1 A0  
1 0 X X X X X X  
A7 A6 A5 A4 A3 A2 A1 A0  
0 1 X X X X X X  
0 0 X X X X X X  
D15 - D0  
High-Z  
27  
11  
11  
11  
27  
27  
11  
(RDY/BSY)  
(RDY/BSY)  
(RDY/BSY)  
(RDY/BSY)  
High-Z  
D15 - D0  
D15 - D0  
TABLE 1-7:  
Instruction  
INSTRUCTION SET FOR 93AA66: ORG = 0 (X 8 ORGANIZATION)  
Req. CLK  
Cycles  
SB  
Opcode  
Address  
Data In  
Data Out  
READ  
EWEN  
ERASE  
ERAL  
WRITE  
WRAL  
EWDS  
1
1
1
1
1
1
1
10  
00  
11  
00  
01  
00  
00  
A8 A7 A6 A5 A4 A3 A2 A1 A0  
1 1 X X X X X X X  
A8 A7 A6 A5 A4 A3 A2 A1 A0  
1 0 X X X X X X X  
A8 A7 A6 A5 A4 A3 A2 A1 A0  
0 1 X X X X X X X  
0 0 X X X X X X X  
D7 - D0  
High-Z  
20  
12  
12  
12  
20  
20  
12  
(RDY/BSY)  
(RDY/BSY)  
(RDY/BSY)  
(RDY/BSY)  
High-Z  
D7 - D0  
D7 - D0  
1998-2012 Microchip Technology Inc.  
DS20067K-page 5  
93AA46/56/66  
The EWEN and EWDS commands give additional  
protection against accidentally programming during  
normal operation.  
2.0  
FUNCTIONAL DESCRIPTION  
When the ORG pin is connected to VCC, the (x16)  
organization is selected. When it is connected to  
ground, the (x8) organization is selected. Instructions,  
addresses and write data are clocked into the DI pin on  
the rising edge of the clock (CLK). The DO pin is nor-  
mally held in a high-Z state except when reading data  
from the device, or when checking the Ready/Busy  
status during a programming operation. The Ready/  
Busy status can be verified during an erase/write  
operation by polling the DO pin; DO low indicates that  
programming is still in progress, while DO high  
indicates the device is ready. The DO will enter the  
high-Z state on the falling edge of the CS.  
After power-up, the device is automatically in the  
EWDS mode. Therefore, an EWEN instruction must be  
performed before any ERASE or WRITE instruction can  
be executed.  
2.4  
Read  
The READ instruction outputs the serial data of the  
addressed memory location on the DO pin. A dummy  
zero bit precedes the 16-bit (x16 organization) or 8 bit  
(x8 organization) output string. The output data bits will  
toggle on the rising edge of the CLK and are stable  
after the specified time delay (TPD). Sequential read is  
possible when CS is held high. The memory data will  
automatically cycle to the next register and output  
sequentially.  
2.1  
Start Condition  
The Start bit is detected by the device if CS and DI are  
both high with respect to the positive edge of CLK for  
the first time.  
2.5  
Erase/Write Enable and Disable  
Before a Start condition is detected, CS, CLK and DI  
may change in any combination (except to that of a  
Start condition), without resulting in any device opera-  
tion (read, write, erase, EWEN, EWDS, ERAL, and  
WRAL). As soon as CS is high, the device is no longer  
in the Standby mode.  
(EWEN, EWDS)  
The 93AA46/56/66 power up in the Erase/Write Disable  
(EWDS) state. All programming modes must be  
preceded by an Erase/Write Enable (EWEN) instruction.  
Once the EWEN instruction is executed, programming  
remains enabled until an EWDS instruction is executed or  
VCC is removed from the device. To protect against  
accidental data disturb, the EWDS instruction can be used  
to disable all erase/write functions and should follow all  
programming operations. Execution of a READ instruction  
is independent of both the EWEN and EWDS instructions.  
An instruction following a Start condition will only be  
executed if the required amount of opcode, address  
and data bits for any particular instruction is clocked in.  
After execution of an instruction (i.e., clock in or out of  
the last required address or data bit) CLK and DI  
become “don't care” bits until a new Start condition is  
detected.  
2.6  
Erase  
2.2  
DI/DO  
The ERASE instruction forces all data bits of the  
specified address to the logical “1” state. CS is brought  
low following the loading of the last address bit. This  
falling edge of the CS pin initiates the self-timed  
programming cycle.  
It is possible to connect the Data In and Data Out pins  
together. However, with this configuration it is possible  
for a “bus conflict” to occur during the “dummy zero”  
that precedes the read operation, if A0 is a logic high  
level. Under such a condition the voltage level seen at  
Data Out is undefined and will depend upon the relative  
impedances of Data Out and the signal source driving  
A0. The higher the current sourcing capability of A0,  
the higher the voltage at the Data Out pin.  
The DO pin indicates the Ready/Busy status of the  
device if CS is brought high after a minimum of 250 ns  
low (TCSL). DO at logical “0” indicates that program-  
ming is still in progress. DO at logical “1” indicates that  
the register at the specified address has been erased  
and the device is ready for another instruction.  
The erase cycle takes 4 ms per word typical.  
2.3  
Data Protection  
During power-up, all programming modes of operation  
are inhibited until VCC has reached a level greater than  
1.4V. During power-down, the source data protection  
circuitry acts to inhibit all programming modes when  
VCC has fallen below 1.4V at nominal conditions.  
DS20067K-page 6  
1998-2012 Microchip Technology Inc.  
93AA46/56/66  
The DO pin indicates the Ready/Busy status of the  
device if CS is brought high after a minimum of 250 ns  
low (TCSL) and before the entire write cycle is complete.  
2.7  
Write  
The WRITE instruction is followed by 16 bits (or by 8  
bits) of data which are written into the specified  
address. After the last data bit is put on the DI pin,  
CS must be brought low before the next rising edge  
of the CLK clock. This falling edge of CS initiates the  
self-timed auto-erase and programming cycle.  
The ERAL cycle takes (8 ms typical).  
2.9  
Write All (WRAL)  
The WRAL instruction will write the entire memory array  
with the data specified in the command. The WRAL  
cycle is completely self-timed and commences at the  
falling edge of the CS. Clocking of the CLK pin is not  
necessary after the device has entered the Self Clock-  
ing mode. The WRAL command does include an auto-  
matic ERAL cycle for the device. Therefore, the WRAL  
instruction does not require an ERAL instruction but the  
chip must be in the EWEN status. The WRAL instruction  
is ensured at 5V 10%.  
The DO pin indicates the Ready/Busy status of the  
device if CS is brought high after a minimum of 250 ns  
low (TCSL) and before the entire write cycle is complete.  
DO at logical “0” indicates that programming is still in  
progress. DO at logical “1” indicates that the register at  
the specified address has been written with the data  
specified and the device is ready for another  
instruction.  
The write cycle takes 4 ms per word typical.  
The DO pin indicates the Ready/Busy status of the  
device if CS is brought high after a minimum of 250 ns  
low (TCSL).  
2.8  
Erase All (ERAL)  
The ERAL instruction will erase the entire memory array  
to the logical “1” state. The ERAL cycle is identical to  
the erase cycle except for the different opcode. The  
ERAL cycle is completely self-timed and commences  
at the falling edge of the CS. Clocking of the CLK pin is  
not necessary after the device has entered the Self  
Clocking mode. The ERAL instruction is ensured at 5V  
10%.  
The WRAL cycle takes 16 ms typical.  
FIGURE 2-1:  
SYNCHRONOUS DATA TIMING  
VIH  
CS  
VIL  
TCSS  
TCKH  
TCKL  
TCSH  
VIH  
CLK  
VIL  
TDIH  
TDIS  
VIH  
VIL  
DI  
TPD  
TPD  
TCZ  
VOH  
VOL  
DO  
(Read)  
TCZ  
TSV  
VOH  
VOL  
DO  
(Program)  
Status Valid  
1998-2012 Microchip Technology Inc.  
DS20067K-page 7  
93AA46/56/66  
FIGURE 2-2:  
READ TIMING  
TCSL  
CS  
CLK  
A
A0  
1
1
0
n
DI  
Tri-state  
DO  
Dx  
D0  
0
Dx  
D0  
Dx  
D0  
FIGURE 2-3:  
EWEN TIMING  
TCSL  
CS  
CLK  
X
1
0
0
1
1
X
DI  
FIGURE 2-4:  
EWDS TIMING  
TCSL  
CS  
CLK  
X
1
0
X
0
0
0
DI  
DS20067K-page 8  
1998-2012 Microchip Technology Inc.  
93AA46/56/66  
FIGURE 2-5:  
WRITE TIMING  
TCSL  
CS  
CLK  
DI  
1
1
A
n
A0 Dx  
D0  
0
Tri-state  
DO  
Busy  
TWC  
Ready  
FIGURE 2-6:  
WRAL TIMING  
TCSL  
Standby  
CS  
CLK  
DI  
Dx  
1
0
0
D0  
0
X
X
Tri-state  
Busy  
Tri-state  
DO  
Ready  
TWL  
Ensured at Vcc = +4.5V to +6.0V.  
FIGURE 2-7:  
ERASE TIMING  
TCSL  
Standby  
Check Status  
CS  
CLK  
DI  
An-2  
An An-1  
A0  
1
1
1
TCZ  
TSV  
Tri-state  
Tri-state  
DO  
Ready  
Busy  
TWC  
1998-2012 Microchip Technology Inc.  
DS20067K-page 9  
93AA46/56/66  
FIGURE 2-8:  
ERAL TIMING  
TCSL  
Standby  
Check Status  
CS  
CLK  
DI  
1
0
1
0
0
TCZ  
TSV  
Tri-state  
Tri-state  
DO  
Ready  
Busy  
TEC  
Ensured at Vcc = +4.5V to +6.0V.  
DS20067K-page 10  
1998-2012 Microchip Technology Inc.  
93AA46/56/66  
After detection of a Start condition the specified number  
of clock cycles (respectively low-to-high transitions of  
CLK) must be provided. These clock cycles are  
required to clock in all required opcode, address and  
data bits before an instruction is executed (see instruc-  
tion set truth table). CLK and DI then become “don't  
care” inputs waiting for a new Start condition to be  
detected.  
3.0  
PIN DESCRIPTION  
TABLE 3-1:  
PIN FUNCTION TABLE  
Name  
Function  
CS  
CLK  
DI  
Chip Select  
Serial Data Clock  
Serial Data Input  
Serial Data Output  
Ground  
Note:  
CS must go low between consecutive  
instructions.  
DO  
VSS  
ORG  
NU  
Memory Configuration  
Not Utilized  
3.3  
Data In (DI)  
Data In is used to clock in a Start bit, opcode, address  
and data synchronously with the CLK input.  
VCC  
Power Supply  
3.1  
Chip Select (CS)  
3.4  
Data Out (DO)  
A high level selects the device. A low level deselects  
the device and forces it into Standby mode. However, a  
programming cycle which is already initiated and/or in  
progress will be completed, regardless of the CS input  
signal. If CS is brought low during a program cycle, the  
device will go into Standby mode as soon as the  
programming cycle is completed.  
Data Out is used in the Read mode to output data  
synchronously with the CLK input (TPD after the  
positive edge of CLK).  
This pin also provides Ready/Busy status information  
during erase and write cycles. Ready/Busy status infor-  
mation is available on the DO pin if CS is brought high  
after being low for minimum chip select low time (TCSL)  
and an erase or write operation has been initiated.  
CS must be low for 250 ns minimum (TCSL) between  
consecutive instructions. If CS is low, the internal  
control logic is held in a Reset status.  
The status signal is not available on DO, if CS is held  
low or high during the entire write or erase cycle. In all  
other cases DO is in the High-Z mode. If status is  
checked after the write/erase cycle, a pull-up resistor  
on DO is required to read the Ready signal.  
3.2  
Serial Clock (CLK)  
The Serial Clock is used to synchronize the communi-  
cation between a master device and the 93AAXX.  
Opcode, address, and data bits are clocked in on the  
positive edge of CLK. Data bits are also clocked out on  
the positive edge of CLK.  
3.5  
Organization (ORG)  
When ORG is connected to VCC, the (x16) memory  
organization is selected. When ORG is tied to VSS, the  
(x8) memory organization is selected. ORG can only be  
floated for clock speeds of 1MHz or less for the (x16)  
memory organization. For clock speeds greater than 1  
MHz, ORG must be tied to VCC or VSS.  
CLK can be stopped anywhere in the transmission  
sequence (at high or low level) and can be continued  
anytime with respect to clock high time (TCKH) and  
clock low time (TCKL). This gives the controlling master  
freedom in preparing opcode, address and data.  
CLK is a “don't care” if CS is low (device deselected). If  
CS is high, but Start condition has not been detected,  
any number of clock cycles can be received by the  
device without changing its status (i.e., waiting for Start  
condition).  
CLK cycles are not required during the self-timed write  
(i.e., auto erase/write) cycle.  
1998-2012 Microchip Technology Inc.  
DS20067K-page 11  
93AA46/56/66  
4.0  
4.1  
PACKAGING INFORMATION  
Package Marking Information  
Example  
93AA46  
8-Lead PDIP  
XXXXXXXX  
XXXXXNNN  
YYWW  
017  
0410  
Example  
8-Lead SOIC (.150”)  
93AA46  
/SN0410  
017  
XXXXXXXX  
XXXXYYWW  
NNN  
8-Lead SOIC (.208”)  
Example  
XXXXXXXX  
XXXXXXXX  
YYWWNNN  
93AA46X  
/SM  
0310017  
DS20067K-page 12  
1998-2012 Microchip Technology Inc.  
93AA46/56/66  
8-Lead Plastic Dual In-line (P) – 300 mil Body (PDIP)  
Note: For the most current package drawings, please see the Microchip Packaging Specification located  
at http://www.microchip.com/packaging  
E1  
D
2
n
1
E
A2  
A
L
c
A1  
B1  
B
p
eB  
Units  
INCHES*  
NOM  
8
MILLIMETERS  
Dimension Limits  
MIN  
MAX  
MIN  
NOM  
8
MAX  
n
p
Number of Pins  
Pitch  
.100  
2.54  
Top to Seating Plane  
A
.140  
.155  
.130  
.170  
3.56  
2.92  
3.94  
3.30  
4.32  
Molded Package Thickness  
Base to Seating Plane  
Shoulder to Shoulder Width  
Molded Package Width  
Overall Length  
A2  
A1  
E
.115  
.015  
.300  
.240  
.360  
.125  
.008  
.045  
.014  
.310  
5
.145  
3.68  
0.38  
7.62  
6.10  
9.14  
3.18  
0.20  
1.14  
0.36  
7.87  
5
.313  
.250  
.373  
.130  
.012  
.058  
.018  
.370  
10  
.325  
.260  
.385  
.135  
.015  
.070  
.022  
.430  
15  
7.94  
6.35  
9.46  
3.30  
0.29  
1.46  
0.46  
9.40  
10  
8.26  
6.60  
9.78  
3.43  
0.38  
1.78  
0.56  
10.92  
15  
E1  
D
Tip to Seating Plane  
Lead Thickness  
L
c
Upper Lead Width  
B1  
B
Lower Lead Width  
Overall Row Spacing  
Mold Draft Angle Top  
Mold Draft Angle Bottom  
§
eB  
5
10  
15  
5
10  
15  
* Controlling Parameter  
§ Significant Characteristic  
Notes:  
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed  
.010” (0.254mm) per side.  
JEDEC Equivalent: MS-001  
Drawing No. C04-018  
1998-2012 Microchip Technology Inc.  
DS20067K-page 13  
93AA46/56/66  
8-Lead Plastic Small Outline (SN) – Narrow, 150 mil Body (SOIC)  
Note: For the most current package drawings, please see the Microchip Packaging Specification located  
at http://www.microchip.com/packaging  
E
E1  
p
D
2
B
n
1
h
45  
c
A2  
A
L
A1  
Units  
INCHES*  
MILLIMETERS  
Dimension Limits  
MIN  
NOM  
8
MAX  
MIN  
NOM  
8
MAX  
n
p
Number of Pins  
Pitch  
.050  
1.27  
Overall Height  
A
.053  
.061  
.056  
.007  
.237  
.154  
.193  
.015  
.025  
4
.069  
1.35  
1.32  
1.55  
1.42  
0.18  
6.02  
3.91  
4.90  
0.38  
0.62  
4
1.75  
Molded Package Thickness  
Standoff  
A2  
A1  
E
.052  
.004  
.228  
.146  
.189  
.010  
.019  
0
.061  
.010  
.244  
.157  
.197  
.020  
.030  
8
1.55  
0.25  
6.20  
3.99  
5.00  
0.51  
0.76  
8
§
0.10  
5.79  
3.71  
4.80  
0.25  
0.48  
0
Overall Width  
Molded Package Width  
Overall Length  
E1  
D
Chamfer Distance  
Foot Length  
h
L
Foot Angle  
c
Lead Thickness  
Lead Width  
.008  
.013  
0
.009  
.017  
12  
.010  
.020  
15  
0.20  
0.33  
0
0.23  
0.42  
12  
0.25  
0.51  
15  
B
Mold Draft Angle Top  
Mold Draft Angle Bottom  
0
12  
15  
0
12  
15  
* Controlling Parameter  
§ Significant Characteristic  
Notes:  
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed  
.010” (0.254mm) per side.  
JEDEC Equivalent: MS-012  
Drawing No. C04-057  
DS20067K-page 14  
1998-2012 Microchip Technology Inc.  
93AA46/56/66  
8-Lead Plastic Small Outline (SM) – Medium, 208 mil Body (SOIJ)  
(JEITA/EIAJ Standard, Formerly called SOIC)  
Note: For the most current package drawings, please see the Microchip Packaging Specification located  
at http://www.microchip.com/packaging  
E
E1  
p
D
2
n
1
B
α
c
A2  
A
φ
A1  
L
β
Units  
Dimension Limits  
INCHES*  
NOM  
8
MILLIMETERS  
NOM  
8
MIN  
MAX  
MIN  
MAX  
n
p
Number of Pins  
Pitch  
.050  
1.27  
1.97  
1.88  
0.13  
7.95  
5.28  
5.21  
0.64  
4
Overall Height  
Molded Package Thickness  
Standoff  
A
A2  
A1  
E
.070  
.075  
.074  
.005  
.313  
.208  
.205  
.025  
4
.080  
1.78  
2.03  
.069  
.002  
.300  
.201  
.202  
.020  
0
.078  
.010  
.325  
.212  
.210  
.030  
8
1.75  
0.05  
7.62  
5.11  
5.13  
0.51  
0
1.98  
0.25  
8.26  
5.38  
5.33  
0.76  
8
Overall Width  
Molded Package Width  
Overall Length  
Foot Length  
E1  
D
L
φ
Foot Angle  
c
Lead Thickness  
Lead Width  
.008  
.014  
0
.009  
.017  
12  
.010  
.020  
15  
0.20  
0.36  
0
0.23  
0.43  
12  
0.25  
0.51  
15  
B
α
β
Mold Draft Angle Top  
Mold Draft Angle Bottom  
*Controlling Parameter  
Notes:  
0
12  
15  
0
12  
15  
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not  
exceed .010" (0.254mm) per side.  
Drawing No. C04-056  
1998-2012 Microchip Technology Inc.  
DS20067K-page 15  
93AA46/56/66  
APPENDIX A: REVISION HISTORY  
Revision J  
Added note to page 1 header (Not recommended for  
new designs).  
Added Section 4.0: Package Marking Information.  
Added On-line Support page.  
Updated document format.  
Revision K  
Added a note to each package outline drawing.  
DS20067K-page 16  
1998-2012 Microchip Technology Inc.  
93AA46/56/66  
THE MICROCHIP WEB SITE  
CUSTOMER SUPPORT  
Microchip provides online support via our WWW site at  
www.microchip.com. This web site is used as a means  
to make files and information easily available to  
customers. Accessible by using your favorite Internet  
browser, the web site contains the following  
information:  
Users of Microchip products can receive assistance  
through several channels:  
• Distributor or Representative  
• Local Sales Office  
• Field Application Engineer (FAE)  
Technical Support  
Product Support – Data sheets and errata,  
application notes and sample programs, design  
resources, user’s guides and hardware support  
documents, latest software releases and archived  
software  
Customers  
should  
contact  
their  
distributor,  
representative or field application engineer (FAE) for  
support. Local sales offices are also available to help  
customers. A listing of sales offices and locations is  
included in the back of this document.  
General Technical Support – Frequently Asked  
Questions (FAQ), technical support requests,  
online discussion groups, Microchip consultant  
program member listing  
Technical support is available through the web site  
at: http://microchip.com/support  
Business of Microchip – Product selector and  
ordering guides, latest Microchip press releases,  
listing of seminars and events, listings of  
Microchip sales offices, distributors and factory  
representatives  
CUSTOMER CHANGE NOTIFICATION  
SERVICE  
Microchip’s customer notification service helps keep  
customers current on Microchip products. Subscribers  
will receive e-mail notification whenever there are  
changes, updates, revisions or errata related to a  
specified product family or development tool of interest.  
To register, access the Microchip web site at  
www.microchip.com. Under “Support”, click on  
“Customer Change Notification” and follow the  
registration instructions.  
1998-2012 Microchip Technology Inc.  
DS20067K-page 17  
93AA46/56/66  
READER RESPONSE  
It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip  
product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our  
documentation can better serve you, please FAX your comments to the Technical Publications Manager at  
(480) 792-4150.  
Please list the following information, and use this outline to provide us with your comments about this document.  
TO:  
RE:  
Technical Publications Manager  
Reader Response  
Total Pages Sent ________  
From:  
Name  
Company  
Address  
City / State / ZIP / Country  
Telephone: (_______) _________ - _________  
FAX: (______) _________ - _________  
Literature Number: DS20067K  
Application (optional):  
Would you like a reply?  
Y
N
Device: 93AA46/56/66  
Questions:  
1. What are the best features of this document?  
2. How does this document meet your hardware and software development needs?  
3. Do you find the organization of this document easy to follow? If not, why?  
4. What additions to the document do you think would enhance the structure and subject?  
5. What deletions from the document could be made without affecting the overall usefulness?  
6. Is there any incorrect or misleading information (what and where)?  
7. How would you improve this document?  
DS20067K-page 18  
1998-2012 Microchip Technology Inc.  
PIC18FXXXX  
PRODUCT IDENTIFICATION SYSTEM  
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.  
PART NO.  
Device  
X
/XX  
XXX  
Temperature  
Range  
Package  
Pattern  
Device  
93AA46/56/66:  
93AA46/56/66X:  
Microwire Serial EEPROM  
Microwire Serial EEPROM in  
alternate pinouts (SN package only)  
Microwire Serial EEPROM  
(Tape and Reel)  
93AA46T/56T/66T:  
93AA46XT/56XT/66XT: Microwire Serial EEPROM  
(Tape and Reel)  
Temperature Range Blank  
=
0C to +70C  
Package  
P
SN  
SM  
=
=
=
Plastic PDIP (300 mil Body), 8-lead  
Plastic SOIC (150 mil Body), 8-lead  
Plastic SOIC (208 mil Body), 8-lead  
(93AA46/56/66)  
Sales and Support  
Data Sheets  
Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and  
recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:  
1. Your local Microchip sales office  
2. The Microchip Worldwide Site (www.microchip.com)  
Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.  
New Customer Notification System  
Register on our web site (www.microchip.com/cn) to receive the most current information on our products.  
1998-2012 Microchip Technology Inc.  
DS20067K-page 19  
PIC18FXXXX  
NOTES:  
DS20067K-page 20  
1998-2012 Microchip Technology Inc.  
Note the following details of the code protection feature on Microchip devices:  
Microchip products meet the specification contained in their particular Microchip Data Sheet.  
Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the  
intended manner and under normal conditions.  
There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our  
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data  
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.  
Microchip is willing to work with the customer who is concerned about the integrity of their code.  
Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not  
mean that we are guaranteeing the product as “unbreakable.”  
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our  
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts  
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.  
Information contained in this publication regarding device  
applications and the like is provided only for your convenience  
and may be superseded by updates. It is your responsibility to  
ensure that your application meets with your specifications.  
MICROCHIP MAKES NO REPRESENTATIONS OR  
WARRANTIES OF ANY KIND WHETHER EXPRESS OR  
IMPLIED, WRITTEN OR ORAL, STATUTORY OR  
OTHERWISE, RELATED TO THE INFORMATION,  
INCLUDING BUT NOT LIMITED TO ITS CONDITION,  
QUALITY, PERFORMANCE, MERCHANTABILITY OR  
FITNESS FOR PURPOSE. Microchip disclaims all liability  
arising from this information and its use. Use of Microchip  
devices in life support and/or safety applications is entirely at  
the buyer’s risk, and the buyer agrees to defend, indemnify and  
hold harmless Microchip from any and all damages, claims,  
suits, or expenses resulting from such use. No licenses are  
conveyed, implicitly or otherwise, under any Microchip  
intellectual property rights.  
Trademarks  
The Microchip name and logo, the Microchip logo, dsPIC,  
FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro,  
PICSTART, PIC logo, rfPIC, SST, SST Logo, SuperFlash  
and UNI/O are registered trademarks of Microchip Technology  
Incorporated in the U.S.A. and other countries.  
32  
FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor,  
MTP, SEEVAL and The Embedded Control Solutions  
Company are registered trademarks of Microchip Technology  
Incorporated in the U.S.A.  
Silicon Storage Technology is a registered trademark of  
Microchip Technology Inc. in other countries.  
Analog-for-the-Digital Age, Application Maestro, BodyCom,  
chipKIT, chipKIT logo, CodeGuard, dsPICDEM,  
dsPICDEM.net, dsPICworks, dsSPEAK, ECAN,  
ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial  
Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB  
Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code  
Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit,  
PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O,  
Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA  
and Z-Scale are trademarks of Microchip Technology  
Incorporated in the U.S.A. and other countries.  
SQTP is a service mark of Microchip Technology Incorporated  
in the U.S.A.  
GestIC and ULPP are registered trademarks of Microchip  
Technology Germany II GmbH & Co. & KG, a subsidiary of  
Microchip Technology Inc., in other countries.  
All other trademarks mentioned herein are property of their  
respective companies.  
© 1998-2012, Microchip Technology Incorporated, Printed in  
the U.S.A., All Rights Reserved.  
Printed on recycled paper.  
ISBN: 9781620767320  
QUALITY MANAGEMENT SYSTEM  
CERTIFIED BY DNV  
Microchip received ISO/TS-16949:2009 certification for its worldwide  
headquarters, design and wafer fabrication facilities in Chandler and  
Tempe, Arizona; Gresham, Oregon and design centers in California  
and India. The Company’s quality system processes and procedures  
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping  
devices, Serial EEPROMs, microperipherals, nonvolatile memory and  
analog products. In addition, Microchip’s quality system for the design  
and manufacture of development systems is ISO 9001:2000 certified.  
== ISO/TS 16949 ==  
1998-2012 Microchip Technology Inc.  
DS20067K-page 21  
Worldwide Sales and Service  
AMERICAS  
ASIA/PACIFIC  
ASIA/PACIFIC  
EUROPE  
Corporate Office  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
http://www.microchip.com/  
support  
Asia Pacific Office  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431  
India - Bangalore  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123  
Austria - Wels  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393  
Denmark - Copenhagen  
Tel: 45-4450-2828  
Fax: 45-4485-2829  
India - New Delhi  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632  
France - Paris  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79  
India - Pune  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513  
Australia - Sydney  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755  
Web Address:  
www.microchip.com  
Germany - Munich  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44  
Japan - Osaka  
Tel: 81-66-152-7160  
Fax: 81-66-152-9310  
Atlanta  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455  
China - Beijing  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104  
Italy - Milan  
Tel: 39-0331-742611  
Fax: 39-0331-466781  
Japan - Yokohama  
Tel: 81-45-471- 6166  
Fax: 81-45-471-6122  
China - Chengdu  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889  
Boston  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088  
Netherlands - Drunen  
Tel: 31-416-690399  
Fax: 31-416-690340  
Korea - Daegu  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302  
China - Chongqing  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500  
Chicago  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075  
Spain - Madrid  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91  
Korea - Seoul  
China - Hangzhou  
Tel: 86-571-2819-3187  
Fax: 86-571-2819-3189  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934  
UK - Wokingham  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820  
Cleveland  
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643  
China - Hong Kong SAR  
Tel: 852-2401-1200  
Fax: 852-2401-3431  
Malaysia - Kuala Lumpur  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859  
Dallas  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924  
China - Nanjing  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470  
Malaysia - Penang  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068  
China - Qingdao  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205  
Philippines - Manila  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069  
Detroit  
Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260  
China - Shanghai  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066  
Singapore  
Tel: 65-6334-8870  
Fax: 65-6334-8850  
Indianapolis  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453  
China - Shenyang  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393  
Taiwan - Hsin Chu  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955  
Los Angeles  
China - Shenzhen  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760  
Taiwan - Kaohsiung  
Tel: 886-7-213-7828  
Fax: 886-7-330-9305  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608  
China - Wuhan  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118  
Taiwan - Taipei  
Tel: 886-2-2508-8600  
Fax: 886-2-2508-0102  
Santa Clara  
Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445  
China - Xian  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256  
Thailand - Bangkok  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350  
Toronto  
Mississauga, Ontario,  
Canada  
China - Xiamen  
Tel: 905-673-0699  
Fax: 905-673-6509  
Tel: 86-592-2388138  
Fax: 86-592-2388130  
China - Zhuhai  
Tel: 86-756-3210040  
Fax: 86-756-3210049  
10/26/12  
DS20067K-page 22  
1998-2012 Microchip Technology Inc.  

相关型号:

93AA66BEMS

4K Microwire Compatible Serial EEPROM
MICROCHIP

93AA66BEMSG

4K Microwire Compatible Serial EEPROM
MICROCHIP

93AA66BEOT

4K Microwire Compatible Serial EEPROM
MICROCHIP

93AA66BEOTG

4K Microwire Compatible Serial EEPROM
MICROCHIP

93AA66BEP

4K Microwire Compatible Serial EEPROM
MICROCHIP

93AA66BEPG

4K Microwire Compatible Serial EEPROM
MICROCHIP

93AA66BESN

4K Microwire Compatible Serial EEPROM
MICROCHIP

93AA66BESNG

4K Microwire Compatible Serial EEPROM
MICROCHIP

93AA66BEST

4K Microwire Compatible Serial EEPROM
MICROCHIP

93AA66BESTG

4K Microwire Compatible Serial EEPROM
MICROCHIP

93AA66BIMS

4K Microwire Compatible Serial EEPROM
MICROCHIP

93AA66BIMSG

4K Microwire Compatible Serial EEPROM
MICROCHIP