AT27C1024-70JU [MICROCHIP]

IC OTP 1MBIT 70NS 44PLCC;
AT27C1024-70JU
型号: AT27C1024-70JU
厂家: MICROCHIP    MICROCHIP
描述:

IC OTP 1MBIT 70NS 44PLCC

OTP只读存储器 内存集成电路
文件: 总13页 (文件大小:738K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Features  
Fast read access time – 45ns  
Low-power CMOS operation  
– 100µA max standby  
– 30mA max active at 5MHz  
JEDEC standard packages  
– 40-lead PDIP  
– 44-lead PLCC  
Direct upgrade from 512K (Atmel® AT27C516) EPROM  
5V 10ꢀ power supply  
High-reliability CMOS technology  
– 2000V ESD protection  
1Mb (64K x 16)  
One-time  
Programmable  
Read-only Memory  
– 200mA latchup immunity  
Rapidprogramming algorithm – 100µs/word (typical)  
CMOS- and TTL-compatible inputs and outputs  
Integrated product identification code  
Industrial and automotive temperature ranges  
Green (Pb/halide-free) packaging option  
Atmel AT27C1024  
1.  
Description  
The Atmel AT27C1024 is a low-power, high-performance 1,048,576-bit, one-time pro-  
grammable, read-only memory (OTP EPROM) organized as 64K by 16 bits. It requires only  
one 5V power supply in normal read mode operation. Any word can be accessed in less  
than 45ns, eliminating the need for speed reducing WAIT states. The x16 organization  
makes this part ideal for high-performance, 16- and 32-bit microprocessor systems.  
In read mode, the AT27C1024 typically consumes 15mA. Standby mode supply current is  
typically less than 10µA.  
The AT27C1024 is available in industry-standard, JEDEC-approved, one-time programma-  
ble (OTP) PDIP and PLCC packages. The device features two-line control (CE, OE) to  
eliminate bus contention in high-speed systems.  
With high-density, 64K word storage capability, the AT27C1024 allows firmware to be  
stored reliably and to be accessed by the system without the delays of mass storage media.  
The AT27C1024 has additional features to ensure high quality and efficient production use.  
The rapidprogramming algorithm reduces the time required to program the part and guar-  
antees reliable programming. Programming time is typically only 100µs/word. The  
integrated product identification code electronically identifies the device and manufacturer.  
This feature is used by industry standard programming equipment to select the proper pro-  
gramming algorithms and voltages.  
0019N–EPROM–4/11  
2.  
Pin configurations  
44-lead PLCC  
Top view  
40-lead PDIP  
Top view  
Pin name  
A0 - A15  
O0 - O15  
CE  
Function  
Addresses  
VPP  
CE  
1
2
3
4
5
6
7
8
9
40 VCC  
Outputs  
39 PGM  
38 NC  
37 A15  
36 A14  
35 A13  
34 A12  
33 A11  
32 A10  
31 A9  
30 GND  
29 A8  
28 A7  
27 A6  
26 A5  
25 A4  
24 A3  
23 A2  
22 A1  
21 A0  
O15  
O14  
O13  
O12  
O11  
O10  
O9  
Chip enable  
Output enable  
Program strobe  
No connect  
O12  
O11  
O10  
7
8
9
39 A13  
38 A12  
37 A11  
36 A10  
35 A9  
34 GND  
33 NC  
32 A8  
31 A7  
30 A6  
29 A5  
OE  
O9 10  
O8 11  
GND 12  
NC 13  
O7 14  
O6 15  
O5 16  
O4 17  
PGM  
NC  
O8 10  
GND 11  
O7 12  
O6 13  
O5 14  
O4 15  
O3 16  
O2 17  
O1 18  
O0 19  
OE 20  
Note:  
Both GND pins must be  
connected.  
3.  
System considerations  
Switching between active and standby conditions via the chip enable pin may produce transient voltage excursions. Unless  
accommodated by the system design, these transients may exceed datasheet limits, resulting in device nonconformance.  
At a minimum, a 0.1µF, high-frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This  
capacitor should be connected between the VCC and ground terminals of the device, as close to the device as possible.  
Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7µF bulk electrolytic  
capacitor should be utilized, again connected between the VCC and ground terminals. This capacitor should be positioned as  
close as possible to the point where the power supply is connected to the array.  
Figure 3-1.  
Block diagram  
Atmel AT27C1024  
2
0019N–EPROM–4/11  
Atmel AT27C1024  
4.  
Absolute maximum ratings*  
*NOTICE: Stresses beyond those listed under “Absolute maximum  
ratings” may cause permanent damage to the device. This  
is a stress rating only, and functional operation of the  
device at these or any other conditions beyond those  
indicated in the operational sections of this specification is  
not implied. Exposure to absolute maximum rating  
Temperature under bias . . . . . . . . . . . . .-55C to + 125C  
Storage temperature . . . . . . . . . . . . . . . .-65C to + 150C  
Voltage on any pin with  
respect to ground . . . . . . . . . . . . . . . . . . .-2.0V to + 7.0V(1)  
conditions for extended periods may affect device reliability.  
Voltage on A9 with  
respect to ground . . . . . . . . . . . . . . . . -2.0V to + 14.0V(1)  
VPP supply voltage with  
respect to ground . . . . . . . . . . . . . . . . . -2.0V to + 14.0V(1)  
Note:  
1. Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is  
CC + 0.75V DC, which may overshoot to +7.0V for pulses of less than 20ns.  
V
5.  
DC and AC characteristics  
Table 5-1.  
Operating modes  
Mode/Pin  
Read  
CE  
VIL  
X
OE  
VIL  
VIH  
X
PGM  
X(1)  
X
Ai  
VPP  
X
Outputs  
DOUT  
Ai  
Output disable  
X
X
High Z  
High Z  
DIN  
Standby  
VIH  
VIL  
VIL  
VIH  
X
X
X(5)  
VPP  
VPP  
VPP  
Rapid program(2)  
PGM verify  
VIH  
VIL  
X
VIL  
VIH  
X
Ai  
Ai  
DOUT  
PGM inhibit  
X
High Z  
(3)  
A9 = VH  
Product identification(4)  
VIL  
VIL  
X
A0 = VIH or VIL  
A1 - A15 = VIL  
VCC  
Identification code  
Notes: 1. X can be VIL or VIH.  
2. Refer to programming characteristics.  
3. VH = 12.0 0.5V.  
4. Two identifier words may be selected. All Ai inputs are held low (VIL), except A9, which is set to VH, and A0, which is tog-  
gled low (VIL) to select the manufacturer’s identification word and high (VIH) to select the device code word.  
5. Standby VCC current (ISB) is specified with VPP = VCC. VCC > VPP will cause a slight increase in ISB.  
Table 5-2.  
DC and AC operating conditions for read operation  
Atmel AT27C1024  
-45  
-70  
Ind.  
-40C - 85C  
-40C - 85C  
Operating temp. (case)  
VCC power supply  
Auto.  
5V 10%  
5V 10%  
3
0019N–EPROM–4/11  
 
 
 
 
 
Table 5-3.  
DC and operating characteristics for read operation  
Symbol  
Parameter  
Condition  
Min  
Max  
Units  
µA  
µA  
µA  
µA  
µA  
µA  
mA  
mA  
V
Ind.  
1
5
ILI  
Input load current  
VIN = 0V to VCC  
Auto.  
Ind.  
5
ILO  
Output leakage current  
VPP(1)) read/standby current  
VCC(1) standby current  
VOUT = 0V to VCC  
VPP = VCC  
Auto.  
10  
(2)  
IPP1  
10  
ISB1 (CMOS), CE = VCC 0.3V  
ISB2 (TTL), CE = 2.0 to VCC + 0.5V  
f = 5MHz, IOUT = 0mA, CE = VIL  
100  
1
ISB  
ICC  
VCC active current  
Input low voltage  
Input high voltage  
Output low voltage  
Output high voltage  
30  
VIL  
-0.6  
2.0  
0.8  
VCC + 0.5  
0.4  
VIH  
VOL  
VOH  
V
IOL = 2.1mA  
V
IOH = -400µA  
2.4  
V
Notes: 1. VCC must be applied simultaneously with or before VPP, and removed simultaneously with or after VPP.  
2. VPP may be connected directly to VCC, except during programming. The supply current would then be the sum of ICC and  
IPP.  
.
Table 5-4.  
AC characteristics for read operation  
Atmel AT27C1024  
-45 -70  
Symbol  
Parameter  
Condition  
CE = OE = VIL  
OE = VIL  
Min  
Max  
45  
Min  
Max  
70  
Units  
ns  
(1)  
tACC  
Address to output delay  
CE to output delay  
OE to output delay  
(1)  
tCE  
45  
70  
ns  
(1)  
tOE  
CE = VIL  
20  
25  
ns  
OE or CE high to output float,  
whichever occurred first  
(1)  
tDF  
20  
25  
ns  
ns  
Output hold from address, CE or OE,  
whichever occurred first  
tOH  
7
7
Note:  
1. See AC waveforms for read operation.  
Atmel AT27C1024  
4
0019N–EPROM–4/11  
 
 
 
Atmel AT27C1024  
Figure 5-1.  
AC waveforms for read operation(1)  
Notes: 1. Timing measurement reference level is 1.5V for -45. Input AC drive levels are VIL = 0.0V and VIH = 3.0V. Timing measure-  
ment reference levels for all other speed grades are VOL = 0.8V and VOH = 2.0V. Input AC drive levels are VIL = 0.45V and  
V
IH = 2.4V.  
2. OE may be delayed up to tCE - tOE after the falling edge of CE without impact on tCE.  
3. OE may be delayed up to tACC - tOE after the address is valid without impact on tACC  
4. This parameter is only sampled, and is not 100% tested.  
.
5. Output float is defined as the point when data is no longer driven.  
Table 5-5.  
Pin capacitance  
f = 1MHz, T = 25°C(1)  
Symbol  
CIN  
Typ  
4
Max  
10  
Units  
pF  
Conditions  
VIN = 0V  
COUT  
8
12  
pF  
VOUT = 0V  
Note:  
1. Typical values for nominal supply voltage. This parameter is only sampled, and is not 100% tested.  
Figure 5-2.  
Input test waveforms and measurement levels  
For -45 devices only:  
tR, tF < 5ns (10ꢀ to 90ꢀ)  
For -70 devices only:  
tR, tF < 20 ns (10ꢀ to 90ꢀ)  
5
0019N–EPROM–4/11  
 
 
Figure 5-3.  
Output test load  
Note:  
1. CL = 100pF including jig capacitance, except -45 devices, where CL = 30pF.  
Figure 5-4.  
Programming waveforms(1)  
Notes: 1. The input timing reference is 0.8V for VIL and 2.0V for VIH.  
2. tOE and tDFP are characteristics of the device, but must be accommodated by the programmer.  
3. When programming the Atmel AT27C1024, a 0.1µF capacitor is required across VPP and ground to suppress sputious volt-  
age transients.  
Atmel AT27C1024  
6
0019N–EPROM–4/11  
 
Atmel AT27C1024  
Table 5-6.  
DC programming characteristics  
TA = 25 5°C, VCC = 6.5 0.25V, VPP = 13.0 0.25V  
Limits  
Symbol  
ILI  
Parameter  
Test conditions  
Min  
Max  
10  
Units  
µA  
V
Input load current  
VIN = VIL, VIH  
VIL  
Input low level  
-0.6  
2.0  
0.8  
VIH  
Input high level  
VCC + 0.1  
0.4  
V
VOL  
VOH  
ICC2  
IPP2  
VID  
Output low voltage  
Output high voltage  
VCC supply current (program and verify)  
VPP supply current  
IOL = 2.1mA  
V
IOH = -400µA  
2.4  
V
50  
30  
mA  
mA  
V
CE = PGM = VIL  
A9 product identification voltage  
11.5  
12.5  
Table 5-7.  
AC programming characteristics  
TA = 25 5C, VCC = 6.5 0.25V, VPP = 13.0 0.25V  
Limits  
Symbol  
tAS  
Parameter  
Test conditions(1)  
Min  
Max  
Units  
µs  
µs  
µs  
µs  
µs  
µs  
ns  
µs  
µs  
µs  
ns  
ns  
Address setup time  
CE setup time  
2
2
tCES  
tOES  
tDS  
Input rise and fall times  
(10% to 90%) 20ns  
OE setup time  
2
Data setup time  
2
Input pulse levels  
0.45V to 2.4V  
tAH  
Address hold time  
Data hold time  
0
tDH  
2
tDFP  
tVPS  
tVCS  
tPW  
OE high to output float delay(2)  
0
130  
Input timing reference level  
0.8V to 2.0V  
VPP setup time  
2
VCC setup time  
2
Output timing reference level  
0.8V to 2.0V  
PGM program pulse width(3)  
Data valid from OE  
VPP pulse rise time during programming  
95  
105  
150  
tOE  
tPRT  
50  
Notes: 1. VCC must be applied simultaneously with or before VPP and removed simultaneously with or after VPP.  
2. This parameter is only sampled, and is not 100% tested. Output float is defined as the point where data is no longer  
driven. See timing diagram.  
3. Program pulse width tolerance is 100µsec 5%.  
Table 5-8.  
The Atmel AT27C1024 integrated product identification code  
Pins  
Hex  
Codes  
A0  
0
O15-O8  
O7  
0
O6  
0
O5  
0
O4  
1
O3  
1
O2  
1
O1  
1
O0  
0
data  
001E  
00F1  
Manufacturer  
Device type  
0
0
1
1
1
1
1
0
0
0
1
7
0019N–EPROM–4/11  
 
 
 
6.  
Rapid programming algorithm  
A 100µs PGM pulse width is used to program. The address is set to the first location. VCC is raised to 6.5V and VPP is raised  
to 13.0V. Each address is first programmed with one 100µs PGM pulse without verification. Then a  
verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10  
successive 100µs pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been  
applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been  
checked. VPP is then lowered to 5.0V and VCC to 5.0V. All words are read again and compared with the original data to  
determine if the device passes or fails.  
Figure 6-1.  
Rapid programming algorithm  
Atmel AT27C1024  
8
0019N–EPROM–4/11  
Atmel AT27C1024  
7.  
Ordering information  
Green Package (Pb/halide-free)  
I
CC (mA)  
Standby  
tACC  
(ns)  
Active  
Atmel ordering code  
Package  
Lead finish  
Operation range  
AT27C1024-45JU  
AT27C1024-45PU  
44J  
Matte tin  
Matte tin  
Industrial  
45  
70  
30  
0.1  
0.1  
40P6  
(-40C to 85C)  
AT27C1024-70JU  
AT27C1024-70PU  
44J  
Matte tin  
Matte tin  
Industrial  
30  
40P6  
(-40C to 85C)  
Package type  
44-lead, plastic, J-leaded chip carrier (PLCC)  
40-lead, 0.600" wide, plastic, dual inline package (PDIP)  
44J  
40P6  
9
0019N–EPROM–4/11  
8.  
Packaging information  
44J – PLCC  
1.14(0.045) X 45°  
PIN NO. 1  
1.14(0.045) X 45°  
0.318(0.0125)  
0.191(0.0075)  
IDENTIFIER  
D2/E2  
E1  
E
B1  
B
e
A2  
A1  
D1  
D
A
0.51(0.020)MAX  
45° MAX (3X)  
COMMON DIMENSIONS  
(Unit of Measure = mm)  
MIN  
MAX  
4.572  
3.048  
NOM  
NOTE  
SYMBOL  
A
4.191  
A1  
A2  
D
2.286  
0.508  
17.399  
16.510  
17.399  
16.510  
17.653  
D1  
E
16.662 Note 2  
17.653  
Notes: 1. This package conforms to JEDEC reference MS-018, Variation AC  
2. Dimensions D1 and E1 do not include mold protrusion.  
Allowable protrusion is .010"(0.254mm) per side. Dimension D1  
and E1 include mold mismatch and are measured at the extreme  
material condition at the upper or lower parting line.  
E1  
16.662 Note 2  
16.002  
D2/E2 14.986  
B
0.660  
0.330  
0.813  
3. Lead coplanarity is 0.004" (0.102mm) maximum  
B1  
e
0.533  
1.270 TYP  
10/04/01  
TITLE  
DRAWING NO.  
44J  
REV.  
B
Package Drawing Contact:  
packagedrawings@atmel.com  
44J, 44-lead, Plastic J-leaded chip carrier (PLCC)  
Atmel AT27C1024  
10  
0019N–EPROM–4/11  
Atmel AT27C1024  
40P6 – PDIP  
D
PIN  
1
E1  
A
SEATING PLANE  
A1  
L
B
B1  
e
E
COMMON DIMENSIONS  
(Unit of Measure = mm)  
0º ~ 15º REF  
C
MIN  
MAX  
4.826  
NOM  
NOTE  
SYMBOL  
A
eB  
A1  
D
0.381  
52.070  
15.240  
13.462  
0.356  
1.041  
3.048  
0.203  
15.494  
52.578 Note 2  
15.875  
E
E1  
B
13.970 Note 2  
0.559  
B1  
L
1.651  
Notes: 1. This package conforms to JEDEC reference MS-011, Variation AC.  
2. Dimensions D and E1 do not include mold Flash or Protrusion.  
Mold Flash or Protrusion shall not exceed 0.25mm (0.010").  
3.556  
C
0.381  
eB  
e
17.526  
2.540 TYP  
09/28/01  
TITLE  
DRAWING NO.  
40P6  
REV.  
B
Package Drawing Contact:  
packagedrawings@atmel.com  
40P6, 40-lead (0.600"/15.24mm Wide) Plastic Dual  
Inline Package (PDIP)  
11  
0019N–EPROM–4/11  
9.  
Revision history  
Doc. Rev.  
Date  
Comments  
0019N  
04/2011  
Remove VSOP package  
Add lead finish to ordering information  
0019M  
12/2007  
Atmel AT27C1024  
12  
0019N–EPROM–4/11  
Atmel Corporation  
2325 Orchard Parkway  
San Jose, CA 95131  
USA  
Atmel Asia Limited  
Unit 01-5 & 16, 19F  
BEA Tower, Millennium City 5  
418 Kwun Tong Road  
Kwun Tong, Kowloon  
HONG KONG  
Atmel Munich GmbH  
Business Campus  
Atmel Japan  
9F, Tonetsu Shinkawa Bldg.  
1-24-8 Shinkawa  
Parkring 4  
D-85748 Garching b. Munich  
GERMANY  
Chuo-ku, Tokyo 104-0033  
JAPAN  
Tel: (+1) (408) 441-0311  
Fax: (+1) (408) 487-2600  
www.atmel.com  
Tel: (+49) 89-31970-0  
Fax: (+49) 89-3194621  
Tel: (+81) (3) 3523-3551  
Fax: (+81) (3) 3523-7581  
Tel: (+852) 2245-6100  
Fax: (+852) 2722-1369  
© 2011 Atmel Corporation. All rights reserved. / Rev.: 0019N–EPROM–4/11  
Atmel®, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trade-  
marks of others.  
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel  
products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY  
RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,  
CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE  
THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to  
make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not  
be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.  

相关型号:

AT27C1024-70JU-T

IC OTP 1MBIT 70NS 44PLCC
MICROCHIP

AT27C1024-70LC

UVPROM, 64KX16, 70ns, CMOS, CQCC44, WINDOWED, CERAMIC, LCC-44
ATMEL

AT27C1024-70PC

1-Megabit 64K x 16 OTP EPROM
ATMEL

AT27C1024-70PI

1-Megabit 64K x 16 OTP EPROM
ATMEL

AT27C1024-70PJ

OTP ROM, 64KX16, 70ns, CMOS, PDIP40, 0.600 INCH, PLASTIC, MS-011AC, DIP-40
ATMEL

AT27C1024-70PU

OTP ROM, 64KX16, 70ns, CMOS, PDIP40, 0.600 INCH, GREEN, PLASTIC, MS-011AC, DIP-40
ATMEL

AT27C1024-70TCT/R

OTP ROM, 64KX16, 70ns, CMOS, PDSO40
MICROCHIP

AT27C1024-70TIT/R

OTP ROM, 64KX16, 70ns, CMOS, PDSO40
MICROCHIP

AT27C1024-70VC

1-Megabit 64K x 16 OTP EPROM
ATMEL

AT27C1024-70VI

1-Megabit 64K x 16 OTP EPROM
ATMEL

AT27C1024-70VJ

OTP ROM, 64KX16, 70ns, CMOS, PDSO40, 10 X 14 MM, PLASTIC, MO-142CA, VSOP1-40
ATMEL

AT27C1024-85DC

UVPROM, 64KX16, 85ns, CMOS, CDIP40, 0.600 INCH, WINDOWED, CERDIP-40
ATMEL